

Design of Fast and Low Area Pre-Encoded Multipliers Based on NR4SD Encoding technique for DSP/Multimedia applications

Venigandla Lavanya¹

lavanya.venigandla@gmail.com¹

¹PG Scholar, DECS, NARASARAOPETA ENGINEERING COLLEGE,
YALLAMANDA,NARASARAOPET, GUNTUR, ANDHRA PRADESH

²Associate Professor, Dept of ECE, NARASARAOPETA ENGINEERING COLLEGE,
YALLAMANDA,NARASARAOPET, GUNTUR, ANDHRA PRADESH

A. Charles Stud²

mightystud727@gmail.com²

Abstract: In this paper, we introduce an architecture of Non-Redundant radix-4 Signed-Digit (NR4SD) encoding technique, which uses the digit values $\{-2,-1,0,+1\}$ or $\{-1,0,+1,+2\}$ that leads to fast multiplication than the conventional Modified Booth scheme. NR4SD multiplier is also more area efficient compared to MB multiplier. These are pre-encoded multipliers for digital signal processing applications based on off-line encoding of coefficients that generates less number of partial products. Implemented which uses the digit values $\{-3,-2,-1,0,+1,+2,+3,+4\}$ or $\{-4,-3,-2,-1,0,+1,+2,+3\}$ is proposed leading to a multiplier design with less complex partial products implementation compared to NR4SD multiplier.

Keywords: Modified Booth recoding, Non Redundant Radix-4 Signed Digit pre encoding, multiplication by constants, common sub expressions sharing, Add-Multiply operation, arithmetic circuits.

I. INTRODUCTION

In this paper, we study the various parallel MAC architectures and then implement a design of parallel MAC based on some booth encodings such as radix-2 booth encoder and some final adders such as CLA, Kogge stone adder and then compare their performance characteristics. In general, a multiplier uses Booth algorithm and an array of full adders, this multiplier mainly consists of three parts Wallace tree, to add partial products, booth encoder and final adder. A Digital multiplier is the fundamental component in general purpose microprocessor and in DSP. Most of the DSP methods use discrete cosine transformations in discrete wavelet transformations. Compared with many other arithmetic operations multiplication is time consuming and power hungry. Thus enhancing the performance and reducing the power dissipation are the most important design challenges for all applications in which multiplier unit dominate the system performance and power dissipation. The one most effective way to increase the speed of a multiplier is to reduce the number of the partial

products. Although the number of partial products can be reduced with a higher radix booth encoder, but the number of hard multiples that are expensive to generate also increases simultaneously. To increase the speed and performance, many parallel MAC architectures have been proposed. Parallelism in obtaining partial products is the most common technique used in this architecture. There are two common approaches that make use of parallelism to enhance the multiplication performance. The first one is reducing the number of partial product rows and second one is the carry-save-tree technique to reduce multiple partial product rows as two "carry-save" redundant forms. An architecture was proposed in to provide the tact to merge the final adder block to the accumulator register in the MAC operator to provide the possibility of using two separate N/2-bit adders instead of one N-bit adder to accumulate the N-bit MAC results. The most advanced types of MAC has been proposed by Elguibaly in which accumulation has been combined with the carry save adder (CSA) tree that compresses partial products and thus reduces the critical path. While it has better performance as compared to the previous MAC architectures. The difference between the two is that the latest one carries out the accumulation by feeding back the final CSA output rather than the final adder results. Fast multipliers are essential parts of digital signal processing systems. The speed of multiply operation is of great importance in digital signal processing as well as in the general purpose processors today, especially since the media processing took off. In the past multiplication was generally implemented via a sequence of addition, Subtraction, and shift operations. Multiplication can be considered as a series of repeated additions. The number to be added is the multiplicand, the number of times that it is added is the multiplier, and the result is the product. Each step of addition generates a partial product. In most computers, the operand usually contains the same number of bits. When the operands are interpreted as integers, the product is generally twice the length of operands in

order to preserve the information content. This repeated addition method that is suggested by the arithmetic definition is slow that it is almost always replaced by an algorithm that makes use of positional representation. It is possible to decompose multipliers into two parts. The first part is dedicated to the generation of partial products, and the second one collects and adds them.

II. DIFFERENT MULTIPLIERS

Binary Multiplication

In the binary number system the digits, called bits, are limited to the set. The result of multiplying any binary number by a single binary bit is either 0, or the original number. This makes forming the intermediate partial-products simple and efficient. Summing these partial-products is the time consuming task for binary multipliers. One logical approach is to form the partial-products one at a time and sum them as they are generated. Often implemented by software on processors that do not have a hardware multiplier, this technique works fine, but is slow because at least one machine cycle is required to sum each additional partial-product. For applications where this approach does not provide enough performance, multipliers can be implemented directly in hardware.

Hardware Multipliers

Direct hardware implementations of shift and add multipliers can increase performance over software synthesis, but are still quite slow. The reason is that as each additional partial-product is summed a carry must be propagated from the least significant bit (LSB) to the most significant bit (MSB). This carry propagation is time consuming, and must be repeated for each partial product to be summed. One method to increase multiplier performance is by using encoding techniques to reduce the the number of partial products to be summed. Just such a technique was first proposed by Booth [BOO 511]. The original Booth's algorithm ships over contiguous strings of 1's by using the property that: $2^n + 2(n-1) + 2(n-2) + \dots + 2m = 2(n+1) - 2(n-m)$. Although Booth's algorithm produces at most $N/2$ encoded partial products from an N bit operand, the number of partial products produced varies. This has caused designers to use modified versions of Booth's algorithm for hardware multipliers. Modified 2-bit Booth encoding halves the number of partial products to be summed. Since the resulting encoded partial-products can then be summed using any suitable method, modified 2 bit Booth encoding is used on most modern floating-point chips LU 881, MCA 861. A few designers have even turned to modified 3 bit

Booth encoding, which reduces the number of partial products to be summed by a factor of three IBEN 891. The problem with 3 bit encoding is that the carry-propagate addition required to form the $3X$ multiples often overshadows the potential gains of 3 bit Booth encoding. To achieve even higher performance advanced hardware multiplier architectures search for faster and more efficient methods for summing the partial-products. Most increase performance by eliminating the time consuming carry propagate additions. To accomplish this, they sum the partial-products in a redundant number representation. The advantage of a redundant representation is that two numbers, or partial-products, can be added together without propagating a carry across the entire width of the number. Many redundant number representations are possible. One commonly used representation is known as carry-save form. In this redundant representation two bits, known as the carry and sum, are used to represent each bit position. When two numbers in carry-save form are added together any carries that result are never propagated more than one bit position. This makes adding two numbers in carry-save form much faster than adding two normal binary numbers where a carry may propagate. One common method that has been developed for summing rows of partial products using a carry-save representation is the array multiplier.

III. EXISTING METOD

Conventional MB Multiplier Design:

Fast multipliers are essential parts of digital signal processing systems. The speed of multiply operation is of great importance in digital signal processing as well as in the general purpose processors today, especially since the media processing took off. In the past multiplication was generally implemented via a sequence of addition, subtraction, and shift operations. Multiplication can be considered as a series of repeated additions. The number to be added is the multiplicand, the number of times that it is added is the multiplier, and the result is the product. Each step of addition generates a partial product. In most computers, the operand usually contains the same number of bits. When the operands are interpreted as integers, the product is generally twice the length of operands in order to preserve the information content. This repeated addition method that is suggested by the arithmetic definition is slow that it is almost always replaced by an algorithm that makes use of positional representation. It is possible to decompose multipliers into two parts. The first part is dedicated to the generation of partial products, and the second one collects and adds them. The basic multiplication principle is two fold i.e.

evaluation of partial products and accumulation of the shifted partial products. It is performed by the successive additions of the columns of the shifted partial product matrix. The „multiplier“ is successfully shifted and gates the appropriate bit of the “multiplicand”. The delayed, gated instance of the multiplicand must all be in the same column of the shifted partial product matrix. They are then added to form the product bit for the particular form. Multiplication is therefore a multi operand operation. To extend the multiplication to both signed and unsigned.

First driven to an adder and then the input X and the sum Y=A+B are driven to a multiplier in order to get Z. The drawback of using an adder is that it inserts a significant delay in the critical path of the AM. As there are carry signals to be propagated inside the adder, the critical path depends on the bit-width of the inputs.

TABLE I
MODIFIED BOOTH ENCODING TABLE.

Binary			y_j^{MB}	MB Encoding			Input Carry $c_{in,j}$
y_{2j+1}	y_{2j}	y_{2j-1}		sign= s_j	$\times 1=one_j$	$\times 2=two_j$	
0	0	0	0	0	0	0	0
0	0	1	+1	0	1	0	0
0	1	0	+1	0	1	0	0
0	1	1	+2	0	0	1	0
1	0	0	-2	1	0	1	1
1	0	1	-1	1	1	0	1
1	1	0	-1	1	1	0	1
1	1	1	0	1	0	0	0




Fig. 2. (a) Boolean equations and (b) gate-level schematic for the implementation of the MB encoding signals.




Fig. 3. Generation of the i -th bit $p_{i,j}$ of the partial product P^i_j for the conventional MB multiplier.

For the computation of the least and the most significant bits of the partial product we consider and respectively. Note that in case that , the number of the resulting partial products is and the most significant MB digit is formed based on sign extension of the initial 2's complement number.

After the partial products are generated, they are added, properly weighted, through a Wallace Carry-Save Adder (CSA) tree along with the Correction Term (CT) which is given by the following equations:

$$Z = X \cdot Y = CT + \sum_{j=0}^{k-1} P^j P_j \cdot 2^{2j}$$




Fig. 4. Boolean equations and schematics for signed (a) HA* and (b) HA**

$$CT = CT(low) + CT(high) = \sum_{j=0}^{k-1} c_{in,j} \cdot 2^{2j} + 2^k \left(1 + \sum_{j=0}^{k-1} 2^{2j} 1 \right) \quad ($$

where $c_{in,j} = (one_j \vee two_j) \wedge s_j$ (see Table I).

Finally, the carry-save output of the Wallace CSA tree is led to a fast Carry Look Ahead (CLA) adder to form the final result $Z = X \cdot Y$ as shown in Fig.1 (b).

Conventional MB Multiplier




Fig. 3. System Architecture of the Conventional MB Multiplier.

Fig. 3 presents the architecture of the system which comprises the conventional MB multiplier and the ROM with coefficients in 2's complement form. Let us consider the multiplication $A \cdot B$. The coefficient $B = (b_{n-1} \dots b_0)_s$ consists of $n=2k$ bits and is driven to the MB encoding blocks from a ROM where it is stored in 2's complement form. It is encoded according to the MB algorithm (Section 2) and multiplied by $A = (a_{n-1} \dots a_0)_s$, which is in 2's complement representation. We note that the ROM data bus width equals the width of coefficient B (n bits) and that it outputs one coefficient on each clock cycle. The k partial products are generated as follows:

$$PP_j = A \cdot b_j^{MB} = \bar{p}_{j,n} 2^n + \sum_{i=0}^{n-1} p_{j,i} 2^i.$$

The generation of the i th bit $p_{j,i}$ of the partial product P_j is illustrated at gate level in Fig. 4a. For the computation of the least and most significant bits of P_j , we consider a $l=0$ and an $n=$

an 1, respectively. After shaping the partial products, they are added, properly weighted, through a Carry Save Adder (CSA) tree along with the correction term (COR):

$$P = A \cdot B = COR + \sum_{j=0}^{k-1} PP_j 2^{2j},$$

$$COR = \sum_{j=0}^{k-1} c_{in,j} 2^{2j} + 2^n \left(1 + \sum_{j=0}^{k-1} 2^{2j+1} \right),$$

Where $c_{in,j} = (one_j _two_j) \wedge s_j$ (Table 1). The CS output of the tree is led to a fast Carry Look Ahead (CLA) adder to form the final result $P = A \cdot B$ (Fig. 3).

Pre-Encoded MB Multiplier Design In the pre-encoded MB multiplier scheme, the coefficient B is encoded off-line according to the conventional MB form (Table 1). The resulting encoding signals of B are stored in a ROM. The circled part of Fig. 3, which contains the ROM with coefficients in 2's complement form and the MB encoding circuit, is now totally replaced by the ROM of Fig. 5. The MB encoding blocks of Fig. 3 are omitted. The new ROM of Fig. 5 is used to store the encoding signals of B and feed them into the partial product generators (PPj Generators - PPG) on each clock cycle. Targeting to decrease switching activity, the value '1' of s_j in the last entry of Table 1 is replaced by '0'. The sign s_j is now given by the relation:

$$s_j = b_{2j+1} \oplus (b_{2j+1} \wedge b_{2j} \wedge b_{2j-1}).$$

As a result, the PPG of Fig. 4a is replaced by the one of Fig. 4b. Compared to (4), (12) leads to a more complex design. However, due to the pre-encoding technique, there is no area / delay overhead at the circuit.

The partial products, properly weighted, and the correction term (COR) of (11) are fed into a CSA tree. The input carry $c_{in,j}$ of (11) is computed as $c_{in,j} = s_j$ based on (12) and Table 1. The CS output of the tree is finally merged by a fast CLA adder.

However, the ROM width is increased. Each digit requests three encoding bits (i.e., s , two and one

(Table 1)) to be stored in the ROM. Since the n-bit coefficient B needs three bits per digit when encoded in MB form, the ROM width requirement is $3n/2$ bits per coefficient. Thus, the width and the overall size of the ROM are increased by 50% compared to the ROM of the conventional scheme (Fig. 3).

IV. PROPOSED SYSTEM

Pre-Encoded NR4SD Multipliers Design




Fig.4 System Architecture of the NR4SD Multipliers

The system architecture for the pre-encoded NR4SD multipliers is presented in Fig. 6. Two bits are now stored in ROM: $n+2j+1, n+2j$ (Table 2) for the NR4SD or $n+2j+1, n+2j$ (Table 3) for the NR4SD+ form. In this way, we reduce the memory requirement to +1 bits per coefficient while the corresponding memory required for the pre-encoded MB scheme is $3n/2$ bits per coefficient. Thus, the amount of stored bits is equal to that of the conventional MB design, except for the most significant digit that needs an extra bit as it is MB encoded. Compared to the pre-encoded MB multiplier, where the MB encoding blocks are omitted, the pre-encoded NR4SD multipliers need extra hardware to generate the signals of (6) and (8) for the NR4SD and NR4SD+ form, respectively. Each partial product of the pre-encoded NR4SD and NR4SD+ multipliers is implemented based on Fig. 4c and 4d, respectively, except for the P Pk 1 that corresponds to the most significant digit. As this digit

is in MB form, we use the PPG of Fig. 4b applying the change mentioned in Section 4.2 for the s j bit. The partial products, properly weighted, and the correction term (COR) of (11) are fed into a CSA tree. The input carry $cin;j$ of (11) is calculated as $cin;j = twoj_onej$ and $cin;j = onej$ for the NR4SD and NR4SD+pre-encoded multipliers, respectively, based on Tables 2 and 3. The carry-save output of the CSA tree is finally summed using a fast CLA adder. Let us consider the multiplication of 2's complement numbers X and Y with each number consisting of $n = 2k$ bits. The multiplicand Y can be represented in MB form as:

$$Y = \{y_{n-1}y_{n-2} \dots y_1y_0\}_2 = y_{2k-1} \cdot 2^{2k-1} + \sum_{i=0}^{2k-2} y_i \cdot 2^i$$

$$= \{y_k^{MB}y_{k-1}^{MB} \dots y_1^{MB}y_0^{MB}\}_{MB} - \sum_{j=0}^{k-1} y_j^{MB} \cdot 2^{2j} \quad (1)$$

$$y_j^{MB} = -2y_{j+1} + y_{2j} - y_{2j-1} \quad (2)$$






Fig. 1. Block Diagram of the NR4SD Encoding Scheme at the (a) Digit and (b) Word Level.



Technology Schematic:



Design Summary.

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices		90 / 4636	1%
Number of 4-input LUTs		362 / 9312	1%
Number of bonded IOBs	32	232	13%
Number of MULT18K10350s	1	20	5%

Proposed system results


The simulation of the program is done using ModelSim tool and Xilinx ISE Design Suite 13.2. The results for the multiplication of 4x4 and 8x8 using Modified Booth Multiplier is shown in this section.

Synthesis Results:

Simulation output:

Name	Value	1,999,992 ps	1,999,993 ps	1,999,994 ps	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps
in	0								
nt	11111111								
q[7:0]	00000101			11111011					
p[7:0]	00000101			00000101					
q[3:0]	000001011100			000010110111					
q[1:0]	00000010			00000100					
q[0:0]	00000011			00000101					
temp_2[3:0]	000001011100			000010110111					
q[4:0]	000001011100			000010110111					
q[4:0]	000000000000			000000000000					
q[5:0]	001			001					
q[6:0]	001			001					
q[6:0]	100			100					
q[6:0]	100			100					
y_5[0:0]	00			00					
pp[3:0]	000000111111			000000111011					
pp[3:0]	000001110111			000001110100					
pp[3:0]	000000000000			000000000000					
z[3:0]	111111111100			111111111011					
d	0			0					
out[5:0]	111111111100			111111111011					

RTL schematic:



Technology Schematic:



Design Summary.

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	122	4656	2%
Number of Slice Flip Flops	8	9312	0%
Number of 4-input LUTs	212	9312	2%
Number of bonded IOBs	34	232	14%
Number of MULT18K1000s	1	20	5%
Number of GCLs	1	24	4%

VI. CONCLUSION

New designs of pre-encoded multipliers are explored by off-line encoding the standard coefficients and storing them in system memory. We propose encoding these coefficients in the Non-Redundant radix-4 Signed-Digit (NR4SD) form. The proposed pre-encoded NR4SD multiplier designs are more area and power efficient compared to the conventional and pre-encoded MB designs. This method can also be extended to radix 16 multiplier. Extensive experimental analysis verifies the gains of the proposed pre-encoded NR4SD multipliers in terms of area complexity and power consumption compared to the conventional MB multiplier and radix 16 multipliers achieved much high speed response compared to NR4SD multipliers.

REFERENCES

[1] D.J. Magenheimer, L. Peters, K.W. Pettis, and D. Zuras, "Integer Multiplication and Division on the HP Precision Architecture," IEEE Trans. Computers, vol. 37, no. 8, pp. 980-990, Aug. 1988.

[2] A.D. Booth, "A Signed Binary Multiplication Technique," Quarterly J. Mechanical Applications of Math., vol. IV, no. 2, pp. 236-240, 1951.

[3] R. Bernstein, "Multiplication by Integer Constants," Software—Practice and Experience, vol. 16, no. 7, pp. 641-652, July 1986.

[4] N. Boullis and A. Tisserand, "Some Optimizations of Hardware Multiplication by Constant Matrices," Proc. 16th IEEE

Symp. Computer Arithmetic (ARITH 16), J.-C. Bajard and M. Schulte, eds., pp. 20-27, June 2003.

[5] M. Potkonjak, M.B. Srivastava, and A.P. Chandrakasan, "Multiple Constant Multiplications: Efficient and Versatile Framework and Algorithms for Exploring Common Subexpression Elimination," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 2, pp. 151-165, Feb. 1996.

[6] M.D. Ercegovac and T. Lang, Digital Arithmetic. Morgan Kaufmann, 2003.

[7] M.J. Flynn and S.F. Oberman, Advanced Computer Arithmetic Design. Wiley-Interscience, 2001.

[8] R.I. Hartley, "Subexpression Sharing in Filters Using Canonic Signed Digit Multipliers," IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 43, no. 10, pp. 677-688, Oct. 1996.

[9] K.D. Chapman, "Fast Integer Multipliers Fit in FPGAs," EDN Magazine, May 1994.

[10] S. Yu and E.E. Swartzlander, "DCT Implementation with Distributed Arithmetic," IEEE Trans. Computers, vol. 50, no. 9, pp. 985-991, Sept. 2001.