

An Optimized Design of Area Delay Power Efficient Architecture for Reconfigurable FIR Filter

K.Sowjanya¹

sowjanyaoriginja@gmail.com¹

K.Santhosh Kumar²

Dr.K.Siva Kumara Swamy³

skanaparth@gmail.com²

¹PG Scholar, Dept of ECE, Sphoorthy Engineering College, Nadergul, Saroor Nagar, Ranga Reddy, Telangana.

²Assistant Professor, Dept of ECE, Sphoorthy Engineering College, Nadergul, Saroor Nagar, Ranga Reddy, Telangana.

³Professor, HOD, Dept of ECE, Sphoorthy Engineering College, Nadergul, Saroor Nagar, Ranga Reddy, Telangana

Abstract: The design of future multi-standard systems is very challenging. Flexible architectures exploiting processing commonalities of the different set of standards cohabiting in the device offer promising solutions. This paper presents a graphical approach for the optimization of multi-standard Software Defined Radio (SDR) systems. The potential of our approach for optimizing multi-standard SDR systems is highlighted by considering a realistic example of channelizers for SDR systems. In this paper we compare several channelization techniques. Computational complexity for multi-standards, multi-channels channelizers is presented that is to be included for the optimization procedure of flexible systems. Results show that Frequency Response Masking (FRM) technique is most suitable as compared to others.

Keywords — *Coefficient decimation method, low complexity, reconfigurability, FIR channel filter.*

I. Introduction

Software radios can significantly reduce the cost and complexity of today's cellular radio base stations. Software radios architectures centre on the use of wide band (WB) A/D converters and D/A converters as close to the antenna as possible, with as much radio functionality as possible implemented in the digital domain. The reconfigurable FIR filters are widely used in multiband mobile communication system. The filters using in mobile communication system must

be operating in low frequency and realize to consumes less power and high speed. The advance technologies in mobile communication systems are demanding the low power and low complexity techniques. The Software Defined Radio (SDR) and the FIR filter researches are focused on reconfigurable realizations [2]. The SDR technology used to replace the analog signal processing with digital signal processing in order to provide flexible reconfiguration. A SDR design must meet today's reconfigurability requirements and adapt to emerging standards, as well as accommodate cost, power and performance demands. Reconfigurability of the receiver to work with different wireless communication standards is another key requirement in an SDR. Generally the complexity of FIR filter depends upon the number of adders performs in the multiplier unit. Channelizer is known as the most important block of the SDR which operates in high sampling rate but the SDR must be realizing of low power consumption and high speed. Using a bank of FIR filters in the channel filters introduces the multiple numbers of narrowband channels from a wideband signal.

Software defined radio (SDR) is one of the most important topics of research, and indeed development, in the area of mobile and personal communications. SDR is viewed as an enabler of global roaming and as a unique platform for the rapid introduction of new services into existing

live networks. It therefore promises mobile communication networks a major increase in flexibility and capability [1]. SDR is defined as a radio in which the receive digitization is performed at some stage downstream from the antenna, typically after wideband filtering, low noise amplification, and down conversion to a lower frequency in subsequent stages- with a reverse process occurring for the transmit digitization. Digital signal processing in flexible and reconfigurable functional blocks defines the characteristics of the radio [2]. Design of SDR systems is very challenging because it is very difficult to design a system that preserves most of the properties of the ideal software radio while being realizable with current-day technology. The possibilities to design software radio architectures range from “Velcro” approach to a “Very Fine Grain” approach [3]. The “Velcro” approach aims to support several communication standards through a few self-contained complex communication components; each exclusively dedicated to a given standard. On the contrary, “Very Fine Grain” approach is based on manipulating small size operators/components to support different standards.

II. Literature Review

The PC approach is a straightforward approach and hence relatively simple. But the main drawback is that, the number of branches of filtering-DDC-SRC is directly proportional to the number of received channels i.e. The complexity of the PC approach is directly proportional to the number of channels. Hence the PC approach is not efficient when the number of received channels is large. The filters used in the PC approach are of a very high order and this results in high area complexity and thus increased static power. DFTFBs cannot extract channels with different bandwidths known as nonuniform channels, because they are modulated

FBs with equal bandwidth for all bandpass filters—the bandwidths are same as that of the prototype LPF. Therefore, for multi-mode receivers, distinct DFTFBs are required for each communication standard. Hence the complexity the channelizer increases linearly with the number of standards. If the channel bandwidth is very small compared with wideband input signal (extremely narrowband channels), the prototype filter must be highly selective resulting in a very high-order filter. As the order of the filter increases, the complexity increases linearly. Also the DFT size needs to be increased. Pucker, L. in paper [2] entitled —Channelization techniques for software defined radiol proposed DFT Filter Banks. DFT filter bank is a uniformly modulated filter bank, which has been developed as an efficient substitute for PC approach when the number of channels need to be extracted is more, and the channels are of uniform bandwidth (for example many single standard communication channels need to be extracted). The main advantage of DFT filter bank is that, it can efficiently utilize the polyphone decomposition of filters. The limitations of DFTFBs are that the channel filters have fixed equal bandwidths corresponding to the specification of a given standard’s. MAHESH et.al. in paper [3] entitled —Reconfigurable Low Area Complexity Filter Bank Architecture Based on Frequency Response Masking for Non uniform Channelization in Software Radio Receivers proposed a new reconfigurable FB based on the FRM approach for extracting multiple channels of non uniform bandwidths. The FRM approach is modified to achieve following advantages: 1) incorporate reconfigurability at the filter level and architectural level, 2) improve the speed of filtering operation, and 3) reduce the complexity.

III. Fir Filter with Multiplier Block

Figure-1 shows three full-parallel, fixed-coefficient FIR filter structures that are

mathematically identical but differ in architecture. Derived from the standard FIR structure using cut-set retiming, the transposed FIR yields an identical mathematical response but with several advantages for FPGA implementation:

1. No input sample shift registers are required since each sample is fed to each tap simultaneously
2. The pipelined addition chain maps efficiently
3. Filter latency is reduced
4. Identical tap coefficient magnitudes can share multiplication hardware because taps receive the input sample simultaneously.




Fig. 1. Full-parallel reconfigurable interpolation filter structure where partial results are shared




Figure-2: Transposed direct form of an FIR filter

In the transposed direct form, the coefficient multipliers (shown as dotted outline in Figure-1)

share the same input and hence commonly known as Multiplier Block (MB). The Multiplier Block (MB) reduces the complexity of the FIR filter implementations, by exploiting the redundancy in MCM. Thus, redundant computations (partial product additions in the multiplier) are eliminated using BCSE.

The BCSE method in was formulated as a low complexity solution to realize application specific filters where the coefficients are fixed. In the case of channel filters for Software Defined Radio (SDR) receivers, the coefficients need to be changed as the filter specification changes with the communication standard. Therefore, reconfigurability is a necessary requirement for Software Defined Radio (SDR) channel filters. In the next section, we propose two architectures that incorporate reconfigurability into the BCSE-based low complexity filter architecture. Although we use BCSE to illustrate proposed reconfigurable filter architectures

IV. Proposed Filter Architectures




Fig. 3. Proposed reconfigurable architecture for a set of interpolation filters of up-sampling factors

In this section, the architecture of the proposed FIR filter is presented.

Our architecture is based on the transposed direct form FIR filter structure as shown in Fig. 2. The dotted portion in Fig. 1 represents the MB. In Fig.

3, PE-i represents the processing element corresponding to the i th coefficient. PE performs the coefficient multiplication operation with the help of a shift and add unit which will be explained in the latter part of this section. The architecture of PE is different for proposed MSG and PSM. In the MSG, the filter coefficients are partitioned into fixed groups and hence the PE architecture involves constant shifters. But in the PSM, the PE consists of programmable shifters (PS).

The functions of different blocks of the PE are illustrated below.

Shift and Add Unit:

It is well known that one of the efficient ways to reduce the complexity of multiplication operation is to realize it using shift and add operations. In contrast to conventional shift and add units used in previously proposed reconfigurable filter architectures, we use the BCSs-based shift and add unit in our proposed MSG and PSM architectures. The architecture of shift and add unit is shown in Figure-3. The shift and add unit is used to realize all the 3-bit BCSs of the input signal ranging from [0 0 0] to [1 1 1]. In Figure-3, " $x \gg k$ " represents the input x shifted right by k units. All the 3-bit BCSs [0 1 1], [1 0 1], [1 1 0], and [1 1 1] of a 3-bit number are generated using only three adders, whereas a conventional shift and add unit would require five adders. Since the shifts to obtain the BCSs are known beforehand, PS is not required. All these eight BCSs (including [000]) are then fed to the multiplexer unit. In both the architectures (MSG and PSM) proposed in this paper, we use the same shift and add unit. Thus, the use of 3-bit BCSs reduces the number of adders needed to implement the shift and add unit compared to conventional shift and add units.

Multiplexer Unit:

The multiplexer units are used to select the appropriate output from the shift and add unit. All the multiplexers will share the outputs of the shift and add unit. The inputs to the multiplexers are the 8/4 inputs from the shift and add unit and hence 8:1/4:1 multiplexer units are employed in the architecture. The select signals of the multiplexers are the filter coefficients which are previously stored in a look up table (LUT). The MSG and PSM architectures basically differ in the way filter coefficients are stored in the LUT. In the MSG, the coefficients are directly stored in LUTs without any modification whereas in PSM, the coefficients are stored in a coded format. The number of multiplexers will also be different for PSM and MSG. In MSG, the number of multiplexers will be dependent on the number of groups after the partitioning of the filter coefficient into fixed groups. The number of multiplexers in the PSM is dependent on the number of non-zero operands in the coefficient for the worst case after the application of BCSE algorithm.

Final Shifter Unit

The final shifter unit will perform the shifting operation after all the intermediate additions (i.e., intra-coefficient additions) are done. This can be illustrated using the output expression shift and add unit is shown in Figure-3. The shift and add unit is used to realize all the 3-bit BCSs of the input signal ranging from [0 0 0] to [1 1 1]. In Figure-3, " $x \gg k$ " represents the input x shifted right by k units. All the 3-bit BCSs [0 1 1], [1 0 1], [1 1 0], and [1 1 1] of a 3-bit number are generated using only three adders, whereas a conventional shift and add unit would require five adders. Since the shifts to obtain the BCSs are known beforehand, PS is not required. All these eight BCSs (including [000]) are then fed to the multiplexer unit. In both the architectures (MSG

and PSM) proposed in this paper, we use the same shift and add unit. Thus, the use of 3-bit BCSs reduces the number of adders needed to implement the shift and add unit compared to conventional shift and add units.


Final Adder Unit:

This unit will compute the sum of all the intermediate additions $2-4(x + 2-2x)$ and $2-15(x + 2-1x)$ as in [2]. As the filter specifications of different communication standards are different, the coefficients change with the standards. In conventional reconfigurable filters, the new coefficient set corresponding to the filter specification of the new communication standard is loaded in the LUT. Subsequently, the shift and add unit performs a bitwise addition after appropriate shifts. On the contrary, the proposed PSM architectures perform a binary common sub expression (BCS)-wise addition (instead bitwise addition). Thus, the same hardware architecture can be used for different filter specifications to achieve the necessary reconfigurability. Moreover, the proposed BCS based shift and add unit reduces addition operations and hence offers hardware complexity reduction. Architecture can be used for different filter specifications to achieve the necessary reconfigurability. Moreover, the proposed BCS-based shift and add unit reduces addition operations and hence offers hardware complexity reduction.


V.Simulation Results

The written Verilog HDL Modules have successfully simulated and verified using Modelsim6.4b and synthesized using Xilinxise13.2.

Top Module 16 bit Interpolation Filter:



RTL Schematic:




Extension Work:

The proposed system can be done using Dadda multiplier, by using this delay will be reduced.

Name	Value	2,953,380 ps	2,953,381 ps	2,953,382 ps	2,953,383 ps	2,953,384 ps	2,953,385 ps
clk	1						
z	0						
x[3:0]	0011				0011		
y[15:0]	0101111000			10101110000000			
y[0:7]	01011010			01011010			
y[17:0]	10100011			10100011			
y[0:7]	01000100			01000100			
y[7:0]	00000110			00000110			
y[17:0]	01000010			01000010			
y[0:7]	00011110			00011110			
y[17:0]	11100001			11100001			
o[1:0]	00			00			
o[1:0]	00			00			
o[1:0]	00			00			
o[1:0]	00			00			
o[1:0]	11			11			
o[1:0]	11			11			
o[1:0]	01			01			
o[1:0]	01			01			
o[1:0]	00011110			00011110			
o[1:0]	11100001			11100001			

RTL Schematic:



Conclusion

The proposed reconfigurable filters architecture results in low area and low delay. The FRM reconfigurable technique is modified to improve the speed and reduce the complexity. Synthesis results show that the proposed FB offers area reduction.

References

[1] T. Hentschel and G. Fettweis, "Software radio receivers," in CDMA Techniques for Third Generation Mobile Systems, Dordrecht, The Netherlands: Kluwer Academic, 1999, pp. 257–83

[2] J. Mitola, "Object-oriented approaches to wireless systems engineering," in Software Radio Architecture. New York: Wiley, 2000.

[3] Muhammad, Khurram and Roy, Kaushik, "A Computational Redundancy Reduction Approach

for High performance and Low Power DSP Algorithm Implementation" (1999). ECE Technical Reports Paper 36

[4] B. Parhami, "Implementation details," in Computer Arithmetic. New York: Oxford Press, 2000, p. 131.

[5] X.-J. Zhang, K.-W. Ng, and W. Luk, "A combined approach to high level synthesis for dynamically reconfigurable systems," in Proc. 10th Int. Workshop Field Programmable Logic Applicat., 2000, pp. 361–370

[6] R. Mahesh, Member, IEEE, and A. P. Vinod, Senior Member, IEEE "New Reconfigurable Architectures for Implementing FIR Filters with Low Complexity" IEEE transactions on computer-aided design of integrated circuits and systems, vol. 29, no. 2, February 2010.

[7] B.Ramkumar, Harish M Kittur, P.Mahesh Kannan" ASIC Implementation of Modified Faster Carry Save Adder" European Journal of Scientific Research ISSN 1450-216X Vol.42 No.1 (2010), pp.53-58.

[8] K.N. Macpherson and R.W. Stewart" Area efficient FIR filters for high speed FPGA Implementation" RAPID PROTOTYPING, Dec 2006.

[9] M. M. Peiro, E. I. Boemo, and L. Wanhammar, "Design of high-speed multiplier less filters using a non recursive signed common sub expression algorithm," IEEE Trans. Circuits Syst. II , vol. 49, no. 3, pp. 196203,Mar. 2002.

[10] R. Mahesh and A. P. Vinod, "A new common sub expression elimination algorithm for realizing low complexity higher order digital filters," IEEE Trans. Computer Aided Design Integrated Circuits Syst. , vol. 27, no. 2, pp.217–219, Feb. 2008.