

DYNAMIC VOLTAGE RESTORER FOR POWER QUALITY IMPROVEMENT WITH BATTERY ENERGY STORAGE SYSTEM USING FUZZY LOGIC CONTROLLER

PAGOTI SINDHU

M.tech (Power Systems)

GOKUL INSTITUTE OF TECHNOLOGY
AND SCIENCES, Bobbili, Affiliated to
JNTUK, Kakinada

R.SRINIVAS RAO

Associate Professor

GOKUL INSTITUTE OF TECHNOLOGY
AND SCIENCES, Bobbili, Affiliated to
JNTUK, Kakinada

Abstract- In this paper, by using fuzzy logic controller the improvement of power quality is done for dynamic voltage restorer (DVR) along with battery energy storage system, totally different voltage injection schemes for dynamic voltage restorers (DVRs) square measure analyzed with specific concentrate on a replacement technique accustomed minimize the rating of the voltage supply device (VSC) employed in DVR. a replacement management technique is planned to regulate the capacitor-supported DVR. The management of a DVR is incontestable with a reduced-rating VSC. The reference load voltage is calculable victimization the unit vectors. The synchronous frame of reference theory is employed for the conversion of voltages from rotating vectors to the stationary frame. The compensation of the voltage sag, swell, and harmonics is incontestable employing a reduced-rating DVR with fuzzy logic controller.

Index Terms— Dynamic voltage restorer (DVR), power quality, unit vector, voltage harmonics, voltage sag, voltage swells, Fuzzy logic.

I.INTRODUCTION

The DVR can regulate the load voltage from the problems such as sag, swell, and harmonics in the supply voltages. Hence, it can protect the critical consumer loads from tripping and consequent losses [2]. The custom power devices are developed and installed at consumer point to meet the power quality standards such as IEEE-519 [7]. Voltage sags in an electrical grid are not always possible to avoid because of the finite clearing time of the faults that cause the voltage sags and the propagation of sags from the transmission and distribution systems to the low-voltage loads. Voltage sags are the common reasons for interruption in production plants and for end-user equipment malfunctions in general. In particular, tripping of equipment in a production line can cause production interruption and significant costs due to loss of production.

Power quality problems in the present-day distribution systems are addressed in the literature

[1]–[6] due to the increased use of sensitive and critical equipment pieces such as communication network, process industries, and precise manufacturing processes. Power quality problems such as transients, sags, swells, and other distortions to the sinusoidal waveform of the supply voltage affect the performance of these equipment pieces. Technologies such as custom power devices are emerged to provide protection against power quality problems [2]. Custom power devices are mainly of three categories such as series-connected compensators known as dynamic voltage restorers (DVRs), shunt-connected compensators such as distribution static compensators, and a combination of series and shunt-connected compensators known as unified power quality conditioner [2]–[6].

One solution to this problem is to make the equipment itself more tolerant to sags, either by intelligent control or by storing “ride-through” energy in the equipment. An alternative solution, instead of modifying each component in a plant to be tolerant against voltage sags, is to install a plant wide uninterruptible power supply system for longer power interruptions or a DVR on the incoming supply to mitigate voltage sags for shorter periods [8]–[23]. DVRs can eliminate most of the sags and minimize the risk of load tripping for very deep sags, but their main drawbacks are their standby losses, the equipment cost, and also the protection scheme required for downstream short circuits.

Many solutions and their problems using DVRs are reported, such as the voltages in a three-phase system are balanced [8] and an energy-optimized control of DVR is discussed in [10]. Industrial examples of DVRs are given in [11], and different control methods are analyzed for different types of voltage sags in [12]–[18]. A comparison of different topologies and control methods is presented for a DVR in [19]. The design of a capacitor-supported DVR that protects sag,

swell, distortion, or unbalance in the supply voltages is discussed in [17]. The performance of a DVR with the high-frequency-link transformer is discussed in [24]. In this paper, the control and performance of a DVR are demonstrated with a reduced-rating voltage source converter (VSC). The synchronous reference frame (SRF) theory is used for the control of the DVR with fuzzy logic controller.

II. OPERATION OF DVR

The schematic of a DVR-connected system is shown in Fig. 1(a). The voltage V_{inj} is inserted such that the load voltage V_{load} is constant in magnitude and is undistorted, although the supply voltage V_s is not constant in magnitude or is distorted. Fig. 1(b) shows the phasor diagram of different voltage injection schemes of the DVR. $V_L(\text{pre-sag})$ is a voltage across the critical load prior to the voltage sag condition. During the voltage sag, the voltage is reduced to V_s with a phase lag angle of θ . Now, the DVR injects a voltage such that the load voltage magnitude is maintained at the pre-sag condition.




Fig. 1. (a) Basic circuit of DVR. (b) Phasor diagram of the DVR voltage injection schemes.

According to the phase angle of the load voltage, the injection of voltages can be realized in four ways [19]. V_{inj1} represents the voltage injected in-phase

with the supply voltage. With the injection of V_{inj2} , the load voltage magnitude remains same but it leads V_s by a small angle.

In V_{inj3} , the load voltage retains the same phase as that of the pre-sag condition which may be an optimum angle considering the energy source [10]. V_{inj4} is the condition where the injected voltage is in quadrature with the current, and this case is suitable for a capacitor-supported DVR as this injection involves no active power [17]. However, a minimum possible rating of the converter is achieved by V_{inj1} . The DVR is operated in this scheme with a battery energy storage system (BESS). Fig. 2 shows a schematic of a three-phase DVR connected to restore the voltage of a three-phase critical load. A three-phase supply is connected to a critical and sensitive load through a three-phase series injection transformer. The equivalent voltage of the supply of phase A u_{MA} is connected to the point of common coupling (PCC) V_{SA} through short-circuit impedance Z_{SA} . The voltage injected by the DVR in phase A V_{CA} is such that the load voltage v_{La} is of rated magnitude and undistorted. A three-phase DVR is connected to the line to inject a voltage in series using three single-phase transformers Tr . L_r and C_r represent the filter components used to filter the ripples in the injected voltage. A three-leg VSC with insulated-gate bipolar transistors (IGBTs) is used as a DVR, and a BESS is connected to its dc bus.




Fig. 2. Schematic of the DVR-connected system.

CONTROL OF DVR

The compensation for voltage sags using a DVR can be performed by injecting or absorbing the reactive power or the real power [17]. When the injected voltage is in quadrature with the current at the fundamental frequency, the compensation is made by injecting reactive power and the DVR is with a

self-supported dc bus. However, if the injected voltage is in phase with the current, DVR injects real power, and hence, a battery is required at the dc bus of the VSC. The control technique adopted should consider the limitations such as the voltage injection capability (converter and transformer rating) and optimization of the size of energy storage.

A. Control of DVR With BESS for Voltage Sag, Swell, and Harmonics Compensation

Fig. 3 shows a control block of the DVR in which the SRF theory is used for reference signal estimation. The voltages at the PCC v_s and at the load terminal v_L are sensed for deriving the IGBTs' gate signals. The reference load voltage V_L^* is extracted using the derived unit vector [23]. Load voltages (V_{LA}, V_{LB}, V_{LC}) are converted to the rotating reference frame using abc-dq0 conversion using Park's transformation with unit vectors ($\sin \theta, \cos \theta$) derived using a phase-locked loop.

$$\begin{bmatrix} V_{Lq} \\ V_{Ld} \\ V_{L0} \end{bmatrix} = \frac{2}{3} \begin{bmatrix} \cos \theta & \cos(\theta - \frac{2\pi}{3}) & \cos(\theta + \frac{2\pi}{3}) \\ \sin \theta & \sin(\theta - \frac{2\pi}{3}) & \sin(\theta + \frac{2\pi}{3}) \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{bmatrix} \quad (1)$$

Similarly, reference load voltages (V_{LA}, V_{LB}, V_{LC}) and voltages at the PCC v_s are also converted to the rotating reference frame. Then, the DVR voltages are obtained in the rotating reference frame as

$$V_{Dd} = V_{Sd} - V_{Ld} \quad (2)$$

$$V_{Dq} = V_{Sq} - V_{Lq} \quad (3)$$




Fig.3: Control block of DVR that uses SRF method of control





Fig.4: (a) Schematic of the self supported DVR (b) control block of the DVR that uses the SRF method of control

The reference DVR voltages are obtained in the rotating reference frame as

$$V_{Dd}^* = V_{Sd}^* - V_{Ld} \quad (4)$$

$$V_{Dq}^* = V_{Sq}^* - V_{Lq} \quad (5)$$

The error between the reference and actual DVR voltages in the rotating reference frame is regulated using two proportional-integral (PI) controllers. Reference DVR voltages in the abc frame are obtained from a reverse Park's transformation taking V_{Dd}^* from (4), V_{Dq}^* from (5), V_{D0}^* as zero as

$$\begin{bmatrix} V_{dvra}^* \\ V_{dvrb}^* \\ V_{dvrc}^* \end{bmatrix} = \frac{2}{3} \begin{bmatrix} \cos \theta & \sin \theta & 1 \\ \cos(\theta - \frac{2\pi}{3}) & \sin(\theta - \frac{2\pi}{3}) & 1 \\ \cos(\theta + \frac{2\pi}{3}) & \sin(\theta + \frac{2\pi}{3}) & 1 \end{bmatrix} \begin{bmatrix} V_{Dq}^* \\ V_{Dd}^* \\ V_{D0}^* \end{bmatrix} \quad (6)$$

Reference DVR voltages ($V_{dvra}^*, V_{dvrb}^*, V_{dvrc}^*$) and actual DVR voltages ($v_{dvra}, v_{dvrb}, v_{dvrc}$) are used in a pulse width modulated (PWM) controller to generate gating pulses to a VSC of the DVR. The

PWM controller is operated with a switching frequency of 10 kHz.

B. Control of Self-Supported DVR for Voltage Sag, Swell, and Harmonics Compensation

Fig. 4(a) shows a schematic of a capacitor-supported DVR connected to three-phase critical loads, and Fig. 4(b) shows a control block of the DVR in which the SRF theory is used for the control of self-supported DVR. Voltages at the PCC v_s are converted to the rotating reference frame using abc-dqo conversion using Park's transformation. The harmonics and the oscillatory components of the voltage are eliminated using low pass filters (LPFs). The components of voltages in the d- and q-axes as

$$V_d = V_{dc} + V_{ddc} + V_{dac} \quad (7)$$

$$V_q = V_{qdc} + V_{qac} \quad (8)$$

The compensating strategy for compensation of voltage quality problems considers that the load terminal voltage should be of rated magnitude and undistorted. DVR and the output is considered as a voltage v_{cap} for meeting its losses

$$V_{cap(n)} = V_{cap(n-1)} + K_{p1}(V_{de(n)} - V_{de(n-1)}) + K_{i1}V_{de(n)} \quad (9)$$

Where $V_{de(n)} = V_{dc}^* - V_{dc}(n)$ is the error between the reference V_{dc}^* and sensed dc voltages V_{dc} at the nth sampling instant. K_{p1} and K_{i1} are the proportional and the integral gains of the dc bus voltage PI controller. The referenced-axis load voltage is therefore expressed as follows:

$$V_d^* = V_{ddc} - V_{cap} \quad (10)$$

The amplitude of load terminal voltage V_L is controlled to its reference voltage V_L^* using another PI controller. The output of the PI controller is considered as the reactive component of voltage V_{qr} for voltage regulation of the load terminal voltage. The amplitude of load voltage V_L at the PCC is calculated from the ac voltages (V_{La}, V_{Lb}, V_{Lc}) as

$$V_L = (2/3)^{1/2} (V_{La}^2 + V_{Lb}^2 + V_{Lc}^2)^{1/2} \quad (11)$$

Then, a PI controller is used to regulate this to a reference value as

$$V_{qr(n)} = V_{qr(n-1)} + K_{p2}(V_{te(n)} - V_{te(n-1)}) + K_{i2}V_{te(n)} \quad (12)$$

Where $V_{te(n)} = V_L^* - V_L(n)$ denotes the error between the reference V_L^* and actual $V_L(n)$ load terminal

voltage amplitudes at the n^{th} sampling instant. K_{p2} and K_{i2} are the proportional and the integral gains of the dc bus voltage PI controller. The reference load quadrature axis voltage is expressed as follows:

$$V_q^* = V_{qdc} + V_{qr} \quad (13)$$

Reference load voltages ($V_{La}^*, V_{Lb}^*, V_{Lc}^*$) in the abc frame are obtained from a reverse Park's transformation as in (6). The error between sensed load voltages (V_{La}, V_{Lb}, V_{Lc}) and reference load voltages is used over a controller to generate gating pulse to the VSC of the DVR.

III. FUZZY LOGIC CONTROLLER

In FLC, basic control action is determined by a set of linguistic rules. These rules are determined by the system. Since the numerical variables are converted into linguistic variables, mathematical modeling of the system is not required in FC. The FLC comprises of three parts: fuzzification, interference engine and defuzzification. The FC is characterized as i. seven fuzzy sets for each input and output. ii. Triangular membership functions for simplicity. iii. Fuzzification using continuous universe of discourse. iv. Implication using Mamdani's, 'min' operator. v. Defuzzification using the height method.

Fuzzification: Membership function values are assigned to the linguistic variables, using seven fuzzy subsets: NB (Negative Big), NM (Negative Medium), NS (Negative Small), ZE (Zero), PS (Positive Small), PM (Positive Medium), and PB (Positive Big). The




Fig.(a) Fuzzy logic controller

partition of fuzzy subsets and the shape of membership CE(k) E(k) function adapt the shape up to appropriate system. The value of input error and change in error are normalized by an input scaling factor

Table I Fuzzy Rules

Change in error	Error						
	NB	NM	NS	Z	PS	PM	PB
NB	PB	PB	PB	PM	PM	PS	Z
NM	PB	PB	PM	PM	PS	Z	Z
NS	PB	PM	PS	PS	Z	NM	NB
Z	PB	PM	PS	Z	NS	NM	NB
PS	PM	PS	Z	NS	NM	NB	NB
PM	PS	Z	NS	NM	NM	NB	NB
PB	Z	NS	NM	NM	NB	NB	NB

In this system the input scaling factor has been designed such that input values are between -1 and +1. The triangular shape of the membership function of this arrangement presumes that for any particular $E(k)$ input there is only one dominant fuzzy subset. The input error for the FLC is given as

$$E(k) = \frac{P_{ph}(k) - P_{ph}(k-1)}{V_{ph}(k) - V_{ph}(k-1)} \quad (14)$$

$$CE(k) = E(k) - E(k-1) \quad (15)$$




Fig.(b) Membership functions

Inference Method: Several composition methods such as Max–Min and Max-Dot have been proposed in the literature. In this paper Min method is used. The output membership function of each rule is given by the minimum operator and maximum operator. Table 1 shows rule base of the FLC.

Defuzzification: As a plant usually requires a non-fuzzy value of control, a defuzzification stage is needed. To compute the output of the FLC, „height“ method is used and the FLC output modifies the control output. Further, the output of FLC controls the switch in the inverter. In UPQC, the active power, reactive power, terminal voltage of the line and capacitor voltage are required to be maintained. In order to control these parameters, they are sensed and compared with the reference values. To achieve this, the membership functions of FC are: error, change in error and output.

The set of FC rules are derived from $u = -[\alpha E + (1-\alpha)*C]$

Where α is self-adjustable factor which can regulate the whole operation. E is the error of the system, C is the change in error and u is the control variable. A large value of error E indicates that given system is not in the balanced state. If the system is unbalanced, the controller should enlarge its control variables to balance the system as early as possible. One the other hand, small value of the error E indicates that the system is near to balanced state. Overshoot plays an important role in the system stability. Less overshoot is required for system stability and in restraining oscillations. During the process, it is assumed that neither the UPQC absorbs active power nor it supplies active power during normal conditions. So the active power flowing through the UPQC is assumed to be constant. The set of FC rules is made using Fig.(b) is given in Table 1.

IV. MATLAB CIRCUIT MODEL

The control algorithm for the DVR shown in Fig. 3 is also modeled in MATLAB. The reference DVR voltages are derived from sensed PCC voltages (V_{sa}, V_{sb}, V_{sc}) and load voltages (V_{La}, V_{Lb}, V_{Lc}). A PWM controller is used over the reference and sensed DVR voltages to generate the gating signals for the IGBTs of the VSC of the DVR. The capacitor-supported DVR shown in Fig. 4 is also modeled and simulated in MATLAB, and the performances of the systems are compared in three conditions of the DVR.




Fig. 5. MATLAB-based model of the BESS-supported DVR-connected system.

V. SIMULATION RESULTS

The DVR-connected system consisting of a three-phase supply, three-phase critical loads, and the series injection transformers shown in Fig. 2 is modeled in MATLAB/Simulink environment alongwith a sim power system toolbox and is shown in Fig. 5. An equivalent load considered is a 10-kVA

0.8-pf lag linear load. The parameters of the considered system for the simulation study are given in the Appendix




Fig. 6. Dynamic performance of DVR with in-phase injection during voltage sag and swell applied to critical load.

PERFORMANCE OF THE DVR SYSTEM

The performance of the DVR is demonstrated for different supply voltage disturbances such as voltage sag and swell. Fig. 6 shows the transient performance of the system under voltage sag and voltage swell conditions. At 0.2 s, a sag in supply voltage is created for five cycles, and at 0.4 s, a swell in the supply voltages is created for five cycles. It is observed that the load voltage is regulated to constant amplitude under both sag and swell conditions.

PCC voltages v_s , load voltages v_L , DVR voltages v_C , amplitude of load voltage V_L and PCC voltage v_s , source currents i_s , reference load voltages v_{Lref} , and dc bus voltage v_{dc} are also depicted in Fig. 6. The load and PCC voltages of phase A are shown in Fig. 7, which shows the in-phase injection of voltage by the DVR. The compensation of harmonics in the supply voltages is demonstrated in Fig. 8. At 0.2 s, the supply voltage is distorted and continued for five cycles. The load voltage is maintained sinusoidal by injecting proper compensation voltage by the DVR. The total harmonics distortions (THDs) of the voltage at the PCC, supply current, and load voltage are shown in Figs. 9–11, respectively.

It is observed that the load voltage THD is reduced to a level of 0.66% from the PCC voltage of 6.34%. The magnitudes of the voltage injected by the DVR for mitigating the same kinds of sag in the supply with different angles of injection are observed. The injected voltage, series current, and kilo volt ampere ratings of the DVR for the four injection schemes are given in Table I. In Scheme-1 in Table I, the in-phase injected voltage is V_{inj1} in the phasor diagram in Fig. 1. In Scheme-2, a DVR voltage is injection at a

small angle of 30° , and in Scheme-3, the DVR voltage is injected at an angle of 45° . The injection of voltage in quadrature with the line current is in Scheme-4. The required rating of compensation of the same using Scheme-1 is much less than that of Scheme-4.




Fig. 7. Dynamic performance of DVR during harmonics in supply voltage applied to critical load.




Fig. 8. PCC voltage and harmonic spectrum during the disturbance.




Fig. 9. Supply current and harmonic spectrum during the disturbance

**TABLE I
COMPARISON OF DVR RATING
FOR SAG MITIGATION**

	Scheme-1	Scheme-2	Scheme-3	Scheme-4
Phase voltage (V)	90	100	121	135
Phase current (A)	13	13	13	13
VA per phase	1170	1300	1573	1755
KVA (% of Load)	37.5%	41.67%	5.42%	56.25%

The performance of the self-supported DVR (Scheme-4) for compensation of voltage sag is shown in Fig. 12(a) and that of a voltage swell is shown in Fig. 12(b). It is observed that the injected voltage is in quadrature with the supply current, and hence, a capacitor can support the dc bus of the DVR. However, the injected voltage is higher compared with an inphase injected voltage (Scheme-1).





Fig. 10. Dynamic performance of the capacitor-supported DVR during (a) voltage sag and (b) voltage swell applied to critical load.

VI. CONCLUSION

A comparison of the performance of the DVR with completely different schemes has been performed with a reduced-rating VSC, together with a capacitor-supported DVR with fuzzy logic controller. The reference load voltage has been calculable victimization the tactic of unit vectors, and also the management of DVR has been achieved, that minimizes the error of voltage injection. The operation of a DVR has been incontestable with a brand new management technique victimization numerous voltage injection schemes. The SRF theory has been used for estimating the reference DVR voltages. it's complete that the voltage injection in-phase with the PCC voltage ends up in minimum rating of DVR however at the value of Associate in Nursing energy supply at its dc bus. This is mainly used for power quality improvement of dynamic voltage regulator (DVR) with battery energy storage system by using fuzzy logic controller.

REFERENCES

- [1] M. H. J. Bollen, Understanding Power Quality Problems—Voltage Sags and Interruptions. New York, NY, USA: IEEE Press, 2000.
- [2] A. Ghosh and G. Ledwich, Power Quality Enhancement Using Custom Power Devices. London, U.K.: Kluwer, 2002.
- [3] M. H. J. Bollen and I. Gu, Signal Processing of Power Quality Disturbances. Hoboken, NJ, USA: Wiley-IEEE Press, 2006.
- [4] R. C. Dugan, M. F. McGranaghan, and H. W. Beaty, Electric Power Systems Quality, 2nd ed. New York, NY, USA: McGraw-Hill, 2006.
- [5] A. Moreno-Munoz, Power Quality: Mitigation Technologies in a Distributed Environment. London, U.K.: Springer-Verlag, 2007.



PAGOTI SINDHU Completed B.Tech in Electrical & Electronics Engineering in 2013 from Aditya institute of technology and management Affiliated to JNTUK, Kakinada and M.Tech in Power Systems in 2015(Perusing) from GOKUL INSTITUTE OF TECHNOLOGY AND SCIENCES, Bobbili, Affiliated to JNTUK, Kakinada. Area of interest includes Power systems.

E-mail id: sindhu.p278@gmail.com

R.SRINIVAS RAO Presently working as ASSISTANT PROFESSOR in GOKUL GROUP OF INSTITUTIONS, Bobbili, Affiliated to JNTUK, Kakinada, India. He received the B.Tech degree in

Electrical & Electronics Engineering from Gokul institute of technology and sciences, Bobbili in 2008. And then completed his P.G in Electrical & Electronics Engineering as Power System Control and Automation is specialization at Gokul institute of technology and sciences, Bobbili in 2012. I am having 5 years of teaching experience and published 3 international journals.

E-mail ID: srinivas.eee213@gmail.com