

DESIGN AND IMPLEMENTATION OF BWA ARCHITECTURE FOR FINDING THE FIRST W MAXIMUM/MINIMUM VALUES USING SORTING ALGORITHMS

P.PRADEEP KUMAR¹
p.pradeep435@gmail.com¹

G.SATHYAPRABHA²
sathyaprabhamtech@gmail.com²

¹PG Scholar, Dept of ECE, SLC's Institute of Engineering and Technology, Hayathnagar, Hyderabad, Telangana, India

²Assistant Professor, Dept of ECE, SLC's Institute of Engineering and Technology, Hayathnagar, Hyderabad, Telangana, India.

Abstract: Low density parity check (LDPC) codes have been extensively adopted in next-generation forward error correction applications because they achieve very good performance using the iterative decoding approach of the belief-propagation (BP). The basic decoder design for achieving the highest decoding throughput is to allocate processors corresponding to all check and variable nodes, together with an interconnection network. In this fully-parallel decoder architecture, the hardware complexity due to the routing overhead is very large. Therefore, much of the work on LDPC decoder design has been directed towards achieving optimal tradeoffs between hardware complexity and decoding throughput. In particular, a time-multiplexed or folded approach, which is known as partially parallel decoder architecture, has been proposed. Low hardware layered decoding architecture for LDPC code scheme is proposed using only one switch network with direct connections. This method requires only one shuffle network, rather than the two shuffle networks which are used in conventional designs. In addition, this project can be extended to block parallel decoding scheme by suitably mapping between required memory banks and processing units in order to increase the decoding throughput.

Keywords— Decoding, field-programmable gate array (FPGA), forward error correction and low density parity check (LDPC).

I. Introduction

Low-density parity-check (LDPC) codes are a class of linear block LDPC codes. The name comes from the characteristic of their parity-check matrix which contains only a few 1's in comparison to the amount of 0's. Their main advantage is that they provide a performance which is very close to the capacity for a lot of different channels and linear time complex algorithms for decoding. As their name suggests, LDPC codes are block codes with parity-check matrices that contain only a very small number of non-zero entries. It is the sparseness of H which guarantees both a decoding complexity which increases only linearly with the code length and a minimum distance which also increases linearly with

the code length. Aside from the requirement that H be sparse, an LDPC code itself is no different to any other block code. Indeed existing block codes can be successfully used with the LDPC iterative decoding algorithms if they can be represented by a sparse parity-check matrix. Generally, however, finding a sparse parity-check matrix for an existing code is not practical. Instead LDPC codes are designed by constructing a sparse parity-check matrix first and then determining a generator matrix for the code afterwards. The biggest difference between LDPC codes and classical block codes is how they are decoded. Classical block codes are generally decoded with ML like decoding algorithms and so are usually short and designed algebraically to make this task less complex. LDPC codes however are decoded iteratively using a graphical representation of their parity-check matrix and so are designed with the properties of H as a focus.

In computer science, a sorting algorithm is an efficient algorithm which performs an important task that puts elements of a list in a certain order or arranges a collection of items into a particular order. Sorting data has been developed to arrange the array values in various ways for a database. For instance, sorting will order an array of numbers from lowest to highest or from highest to lowest, or arrange an array of strings into alphabetical order. Typically, it sorts an array into increasing or decreasing order. Most simple sorting algorithms involve two steps which are compare two items and swap two items or copy one item. It continues executing over and over until the data is sorted.

II. Sorting Algorithm

Sorting algorithms are an important part of managing data. Most sorting algorithms work by comparing the data being sorted. In some cases, it may be desirable to sort a large chunk of data (for instance, a struct containing a name and address) based on only a portion of that data. The piece of data actually used to determine the sorted order is called the key. Sorting algorithms are usually judged by their efficiency. In this case, efficiency refers to the algorithmic efficiency as the size of the input



grows large and is generally based on the number of elements to sort. Most of the algorithms in use have an algorithmic efficiency of either $O(n^2)$ or $O(n \log n)$.

A. Criteria for Comparison

Many algorithms that have the same efficiency do not have the same speed on the same input. First, algorithms must be judged based on their average case, best case, and worst case efficiency. Some algorithms, such as quick sort, perform exceptionally well for some inputs, but horribly for others. Other algorithms, such as merge sort, are unaffected by the order of input data. A second factor is the "constant term". As big-O notation abstracts away many of the details of a process, it is quite useful for looking at the big picture. But one thing that gets dropped out is the constant in front of the expression: for instance $c \cdot n$ is just $O(n)$. In the real world, the constant, c , will vary across different algorithms. A well-implemented quick sort should have a much smaller constant multiplier than heap sort. A second criterion for judging algorithms is their space requirement -- do they require scratch space or can the array be sorted in place (without additional memory beyond a few variables)? Some algorithms never require extra space, whereas some are most easily understood when implemented with extra space (heap sort, for instance, can be done in place, but conceptually it is much easier to think of a separate heap). Space requirements may even depend on the data structure used (merge sort on arrays versus merge sort on linked lists, for instance).

A third criterion is stability -- does the sort preserve the order of keys with equal values? Most simple sorts do just this, but some sorts, such as heap sort, do not. The following table compares sorting algorithms on the Some algorithms (selection, bubble) work by moving elements to their final position, one at a time. You sort an array of size N , put 1 item in place, and continue sorting an array of size $N - 1$

➤ Some algorithms (insertion, quick sort) put items into a temporary position, close(r) to their final position. You rescan, moving items closer to the final position with each iteration.

➤ One technique is to start with a —sorted list of one element, and merge unsorted items into it, one at a time.

➤ Complexity and running time

➤ Factors: algorithmic complexity, startup costs, additional space requirements, use of recursion (function calls are expensive and eat stack space), worst-case behavior, assumptions about input data, caching, and behavior on already-sorted or nearly-sorted data

➤ $O(N)$ time is possible if we make assumptions about the data and don't need to compare elements against each other (i.e., we know the data falls into a certain range or has some distribution). $O(N)$ clearly is the minimum sorting time possible, since we must examine every element at least once

A. Bubble Sort [Best: $O(n)$, Worst: $O(N^2)$]

Starting on the left, compare adjacent items and keep —bubbling the larger one to the right (it's in its final Place). Bubbles sort the remaining $N - 1$ item.

➤ Though —simple I found bubble sort nontrivial. In general, sorts where you iterate backwards (decreasing some index) were counter-intuitive for me. With bubble-sort, either you bubble items —forward (left-to-right) and move the endpoint backwards (decreasing), or bubble items —backward (right-to-left) and increase the left endpoint. Either way, some index is decreasing.

➤ You also need to keep track of the next-to-last endpoint, so you don't swap with a non-existent item.

1) Advantage: Simplicity and ease-of-implementation

2) Disadvantage: Code inefficient

B. Selection Sort [Best/Worst: $O(N^2)$]

Scan all items and find the smallest. Swap it into position as the first item. Repeat the selection sort on the remaining $N - 1$ items.

I found this the most intuitive and easiest to implement — you always iterate forward (i from 0 to $N - 1$), and swap with the smallest element (always i).

1) Advantage: Simple and easy to implement

2) Disadvantage: Inefficient for large lists, so similar to the more efficient insertion sort, the insertion sort should be used in its place.

C. Insertion Sort [Best: $O(N)$, Worst: $O(N^2)$]

Start with a sorted list of 1 element on the left, and $N - 1$ unsorted items on the right. Take the first unsorted item (element #2) and insert it into the sorted list, moving elements as necessary.

We now have a sorted list of size 2, and $N - 2$ unsorted elements. Repeat for all elements.

➤ Like bubble sort, I found this counter-intuitive because you step —backwards!

➤ This is a little like bubble sort for moving items, except when you encounter an item smaller than you, you stop. If the data is reverse-sorted, each item must travel to the head of the list, and this becomes bubble-sort.



- There are various ways to move the item leftwards — you can do a swap on each iteration, or copy each item over its neighbor
- 1) Advantage: Relative simple and easy to implement. Twice faster than bubble sort.
- 2) Disadvantage: Inefficient for large lists.

D. Quicksort [Best: $O(N \lg N)$, Avg: $O(N \lg N)$, Worst: $O(N^2)$]

There are many versions of Quicksort, which is one of the most popular sorting methods due to its speed ($O(N \lg N)$ average, but $O(N^2)$ worst case). Here's a few:

- 1) Using external memory:
 - Pick a —pivotl item
 - Partition the other items by adding them to a —less than pivotl sublist, or —greater than pivotl sublist
 - The pivot goes between the two lists
 - Repeat the quicksort on the sublists, until you get to a sublist of size 1 (which is sorted).
 - Combine the lists — the entire list will be sorted

2) Using in-place memory:

- ☐ Pick a pivot item and swap it with the last item. We want to partition the data as above, and need to get the pivot out of the way.
- ☐ Scan the items from left-to-right, and swap items greater than the pivot with the last item (and decrement the —lastl counter). This puts the —heavyl items at the end of the list, a little like bubble sort.
- ☐ Even if the item previously at the end is greater than the pivot, it will get swapped again on the next iteration.
- ☐ Continue scanning the items until the —last iteml counter overlaps the item you are examining — it means everything past the —last iteml counter is greater than the pivot.
- ☐ Finally, switch the pivot into its proper place. We know the —last iteml counter has an item greater than the pivot, so we swap the pivot there.
- ☐ Now, run quicksort again on the left and right subset lists. We know the pivot is in its final place (all items to left are smaller; all items to right are larger) so we can ignore it.

3) Using in-place memory with two pointers:

- ☐ Pick a pivot and swap it out of the way
- ☐ Going left-to-right, find an oddball item that is greater than the pivot
- ☐ Going right-to-left, find an oddball item that is less than the pivot
- ☐ Swap the items if found, and keep going until the pointers cross — re-insert the pivot
- ☐ Quicksort the left and right partitions

- ☐ Note: this algorithm gets confusing when you have to keep track of the pointers and where to swap in the pivot
- 4) Advantage: Fast and efficient
- 5) Disadvantage: Show horrible result if list is already sorted.

E. Merge Sort [Best: $O(N \lg N)$, Avg: $O(N \lg N)$, Worst: $O(N^2)$]

Merge sort is based on the divide-and-conquer paradigm. Its worst-case running time has a lower order of growth than insertion sort. Since we are dealing with subproblems, we state each subproblem as sorting a subarray $A[p .. r]$. Initially, $p = 1$ and $r = n$, but these values change as we recurse through subproblems. To sort $A[p .. r]$:

1) Divide Step

If a given array A has zero or one element, simply return; it is already sorted. Otherwise, split $A[p .. r]$ into two subarrays $A[p .. q]$ and $A[q + 1 .. r]$, each containing about half of the elements of $A[p .. r]$. That is, q is the halfway point of $A[p .. r]$.

2) Conquer Step:

Conquer by recursively sorting the two subarrays $A[p .. q]$ and $A[q + 1 .. r]$.

3) Combine Step

Combine the elements back in $A[p .. r]$ by merging the two sorted subarrays $A[p .. q]$ and $A[q + 1 .. r]$ into a sorted sequence. To accomplish this step, we will define a procedure MERGE (A, p, q, r).

Note that the recursion bottoms out when the subarray has just one element, so that it is trivially sorted.

- 4) Advantage: Well suited for large data set.
- 5) Disadvantage: At least twice the memory requirements than other sorts

Finding the first $W > 2$ maximum/minimum values in a set of M elements, with $W \leq M=2$, are designed in VLSI implementations of

- i) K best MIMO detectors,
- ii) non-binary LDPC decoders,
- iii) turbo product codes.

Sorting is a well-established problem in computer science and is a key operation in several applications. Besides, hardware implementation of sorting networks has been addressed as well in the past. On the other hand, VLSI architectures for partial sorting, which can also be derived from selection networks (SN) are part of different algorithms in the communication field. Partial sorting is employed, for example, in and for the decoding of turbo and binary Low-Density-Parity-Check (LDPC) codes, in for maximum-likelihood decoding of arithmetic codes and in for K -best MIMO detectors,

non-binary LDPC decoders and turbo product codes respectively. Circuits for finding the first two minimum values, are used in binary LDPC decoder architectures to implement min-sum approximations and recently they have also been proposed for the case of non-binary LDPC decoders. However, very few works, e.g, investigate the general problem of implementing parallel architectures for finding the first two maximum/minimum values with a systematic approach. Similarly, architectures for finding the first $W > 2$ maximum/minimum values in a set of M elements, with $W \leq M=2$, are designed in VLSI implementations of i) Kbest MIMO detectors ,

ii) non-binary LDPC decoders
iii) turbo product codes . Unfortunately, to the best of our knowledge, no papers in the open literature present a general analysis for the case $W > 2$. Stemming from the work described in [1] for sorting networks, in a comparator-based SN is proposed. However, as argued in [2], other approaches, such as the one referred to as radix sorting, can be used as well. Radix sorting algorithms rely on the bit-wise analysis of the data to be sorted and can be extended to selection and partial sorting problems. This paper proposes a parallel VLSI architecture

relying on the radix sorting approach for finding the first $W > 2$ maximum/minimum values in a set of M values. Namely, the proposed solution, referred to as Bit-Wise-And (BWA) architecture, works by analyzing the M candidates from the Most-Significant-Bit (MSB) to the Least-Significant Bit (LSB).

III. Proposed Architecture

A. Initial BWA architecture description




Figure 1: BWA architecture: modified \mathcal{H} matrix.

Radix sorting relies on the analysis of X (M) values bit by bit from the MSB to the LSB. In the following, for the sake of simplicity, we will assume that the values in X (M) are non-negative. It is worth noting, that 2's complement values can be straightforwardly used as well. Indeed, any set of N -bit 2's complement values can be converted in nonnegative values, preserving the order relation, by flipping the MSB.

This paper proposes a parallel VLSI architecture relying on the radix sorting approach for finding the first $W > 2$ maximum/minimum values in a set of M values. Namely, the proposed solution, referred to as Bit-Wise-And (BWA) architecture, works by analyzing the M candidates from the Most-Significant-Bit (MSB) to the Least-Significant Bit (LSB).

Radix sorting relies on the analysis of X (M) values bit by bit from the MSB to the LSB. In the following, for the sake of simplicity, we will assume that the values in X (M) are non-negative. It is worth noting, that 2's complement values can be straightforwardly used as well. Indeed, any set of N -bit 2's complement values can be converted in nonnegative values, preserving the order relation, by flipping the MSB.

Thus, let $x_a = \{X_{a;N-1} X_{a;N-2} \dots X_{a;1} X_{a;0}\}$ and $x_b = \{X_{b;N-1} X_{b;N-2} \dots X_{b;1} X_{b;0}\}$ be two N -bit non-negative binary values, where $x_{a;j}$ and $x_{b;j}$ represent the j -th bit of x_a and x_b respectively. Assuming the first $(N - j - 1)$ -th MSBs of x_a and x_b

b have the same value, we can easily obtain the relationship between x a and x b based on bit-wise analysis: $X_a > X_b$ if $X_{a;j} = '1'$ and $X_{b;j} = '0'$, and vice versa

The proposed BWA relies on performing recursively the logic-and operation between adjacent bits of each x_i value from the MSB to the LSB. Let $h_i = \{h_{i;N-2} : : : h_{i;0}\}$ be the array of bit-wise logic-and operations on x_i , where $h_{i;N-2} = x_{i;N-1} \wedge x_{i;N-2}$ and

$$h_{i,j} = h_{i,j+1} \wedge x_{i,j},$$

for $j = N-3; : : : ; 0$ with \wedge representing the logic-and operation. If the MSB of all the X_i values is '1' and all the X_i are monotonic sequences of bits, that is only a transition from '1' to '0' is allowed as in the four x_i values of Example 1, then, analyzing the content of h_i for $i = 0; : : : ; M-1$ from the LSB to the MSB allows to find the first W maximum values

Example 1:

$$\begin{aligned} x_0 &= \{1\ 1\ 1\ 1\} \\ x_1 &= \{1\ 1\ 0\ 0\} \\ x_2 &= \{1\ 0\ 0\ 0\} \\ x_3 &= \{1\ 1\ 1\ 0\} \end{aligned} \quad \mathcal{H} = \begin{bmatrix} 1 & 1 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 \end{bmatrix}$$

As an example, $h_{i;0} = '1'$ if and only if $x_{i;j} = '1'$ for every $j = 0; : : : ; N-1$, namely $x_i = 2^{N-1}$. Let H be the $(N-1) \times M$ matrix whose columns are h_i . If $X(M)$ contains only distinct elements: i) moving from the MSB-row to the LSB-row all rows of H are different up to a certain j , then for $j' < j$ all the rows are zero ($j = 0$ in Example 1), ii) when moving from the LSB-row to the MSB-row, after the first non-zero row, one additional '1' appears along a column. As a consequence, moving from the LSB-row to the MSB row of H , the columns of the first W non-zero rows are the positions of the first W maximum values. Since in general x_i is not a monotonic sequence and repeated elements can exist in $X(M)$, modifications to effectively employ the BWA technique are required.

B. Completed BWA architecture

As highlighted in Section II-A, the initial BWA principle can be employed on data that are monotonic sequences of bits whose MSB is '1'. If the data in $X(M)$ do not meet this requirement, the architecture does not work correctly. As an example, the case $x_{i;j} = '0'$ for a certain j and for every $i = 0; : : : ; M-1$ causes $h_{i;j} = '0'$ for every $j' \leq j$. In this case, the architecture cannot distinguish among different x_i . A similar problem arises if two or more x_i values are non-monotonic sequences of bits. Thus, we add some gates to handle these cases, referred to

as zero-row conditions. To this purpose we modify (1) as $\hat{h}_{i;j} = \hat{h}_{i;j+1} \wedge x_{i;j}$ where

$$\hat{h}_{i,j} = \begin{cases} z_{N-1} \vee x_{i,N-1} & \text{if } j = N-1 \\ (z_j \wedge \hat{h}_{i,j+1}) \vee h_{i,j} & \text{if } 0 \leq j < N-1 \end{cases} \quad (2)$$

\vee is the logic-or operation and

$$z_j = \begin{cases} \text{not} \left(\bigvee_{i=0}^{M-1} x_{i,N-1} \right) & \text{if } j = N-1 \\ \text{not} \left(\bigvee_{i=0}^{M-1} h_{i,j} \right) & \text{if } 0 \leq j < N-1 \end{cases} \quad (3)$$

detects a zero-row condition. Follows an example.




Figure 2: BWA architecture: cascade of W stages. Example 2:

$$\begin{aligned} x_0 &= \{0\ 1\ 1\ 1\} & z_3 &= 1 \\ x_1 &= \{0\ 1\ 0\ 1\} & z_2 &= 0 \\ x_2 &= \{0\ 0\ 0\ 0\} & z_1 &= 0 \\ x_3 &= \{0\ 1\ 1\ 0\} & z_0 &= 0 \end{aligned} \quad \hat{\mathcal{H}} = \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 \end{bmatrix}$$

Example 2 shows a simple case, where the modified H matrix (\hat{H}), that is an $N \times M$ matrix, is given. Indeed, as explained in the next paragraphs, the maximum values are selected checking $\hat{h}_{i;0}$ values. Handling zero-rows leads to the slice-architecture depicted in light gray in Fig. 1, where each slice corresponds to one row of \hat{H} . The bottom part of Fig. 1 shows the circuit to implement (2) and (3), where $\hat{h}_{i;j}$ acts as $h_{i;j}$, but, if a zero-row condition occurs, then $\hat{h}_{i;j} = \hat{h}_{i;j+1}$. As it can be observed in the modified H matrix, the proposed structure ensures $\hat{h}_{i;0} = '1'$ for at least one value of $i = 0; : : : ; M-1$. Thus, the selection of the maximum values in the proposed architecture is performed checking $\hat{h}_{i;0}$ values. Let I be the set of indices $i = 0; : : : ; M-1$ such that $\hat{h}_{i;0} = '1'$. If $I = \{k\}$, i.e. it contains only one element, then $y_0 = x_k$. Otherwise, $X(M)$ contains more instances of the maximum value.

If I contains W elements, then the first W maximum values are the elements $\{x_i: i \in I\} \subset X(M)$. If I contains less than W elements a new search is required.




Figure 3: BWA architecture: output generation circuit in the case $q = 0$

To simplify the selection we use a circuit referred to as output generation circuit that, based on $\hat{h}_{i,0}$ values, is able to find the maximum among M elements and to produce a new set of M elements $X' = \{x'_0, \dots, x'_{M-1}\}$ where the maximum value is replaced by zero. Thus, the complete architecture, shown in Fig. 2, is made of W stages, where each stage contains one instance of the circuit to produce the modified H (light gray part) and one instance of the output generation circuit (dark gray part). As a consequence, the q -th stage finds $y^{(M)}_q$, that corresponds to the maximum value of the q -th input set. This operation is accomplished by the means of the output generation circuit shown in dark gray in Fig. 3 for the case $q = 0$. The output generation circuit relies on $M - 1$ blocks referred to as g slice, $M \times N$ selection blocks and N combiners each made of an M -input logic-or, where M selection signals $g_i = \text{not}(\tau_{i-1}) \wedge \hat{h}_{i,0}$ for $i = 1, \dots, M - 1$ and $g_0 = \hat{h}_{0,0}$ are used in the selection blocks to forward x_i to the next slice or to replace it by zero. Each g_i signal is implemented as a slice (see the top left part of Fig. 3), where the τ_{i-1} term is obtained as

$$\tau_{i-1} = \bigvee_{u=0}^{i-1} \hat{h}_{u,0}, \quad (4)$$

that is: when $\hat{h}_{u,0} = '1'$, then the remaining τ_l with $l = u + 1; \dots; M - 1$ are '1' and so in the current stage only X_u is selected. More precisely, with reference to Fig. 3, g_i is exploited in the selection blocks to compute $\zeta_{q,i}$, one of the M candidates, where only one $\zeta_{q,i} = 0$. Each bit of $\zeta_{q,i}$ is computed as $\zeta_{q,i;j} = g_i \wedge x_{i;j}$ where

$$\chi_{q,i} = \begin{cases} x_i & \text{if } x_i \notin \bigcup_{k=0}^{q-1} \{y_k^{(M)}\} \\ 0 & \text{otherwise} \end{cases}, \quad (5)$$

and the terms $y^{(M)}_{q;j}$ and $x_{i;j}$ represent the j -th bit of $y^{(M)}_q$ and x_i respectively (see the sel. block in the left part of Fig.3). As an example, for $q = 0$ and $q = 1$ we have $0; i = x_i$ and $X_{1,i} = x'_i$ respectively. Finally, the q -th maximum is obtained:

$$y_q^{(M)} = \bigvee_{i=0}^{M-1} \zeta_{q,i}, \quad (6)$$

Corresponding to the N combiners each made of an M -input logic-or in the bottom part of Fig. 3. Pipelining the proposed architecture improves the throughput, but leads to an area overhead. As an example, adding one pipeline register between each of the W stages in Fig. 2, (i.e. $W - 1$ pipeline registers), implies adding $W - 1 - q$ registers to each $y^{(M)}_q$, to increase the throughput by about W times.

Conclusion

The proposed architecture has an efficient architecture for layered LDPC decoding by reducing the interconnection complexity with proper and efficient decoding throughput. Our design requires only a single shuffle network, rather than the two shuffle networks used in prior designs. The results show a significant reduction in the number of required FPGA slices compared to a standard layered decoding architecture.

Future scope

The family of Low Density Parity Check (LDPC) codes is a strong candidate to be used as Forward Error Correction (FEC) in future communication systems due to its strong error correction capability. Most LDPC decoders use the Message Passing algorithm for decoding, which is an iterative algorithm that passes messages between its variable nodes and check nodes. It is not until recently that computation power has become strong enough to make Message Passing on LDPC codes feasible. Although locally simple, the LDPC codes are usually large, which increases the required computation power.

REFERENCES

- [1] R. G. Gallager, "Low-density parity-check codes," IRE Trans. Inform. Theory, vol. IT-8, pp. 21-28, Jan. 1968.
- [2] D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE



Trans. Inform. Theory, vol. 46, pp. 399–431, Mar. 1999.

[3] T. Mittelholzer, A. Dholakia, and E. Eleftheriou, “Reduced-complexity decoding of LDPC codes for generalized partial response channels,” IEEE Trans. Magn., vol. 37, pp. 721–728, Mar. 2001.

[4] J. Fan, A. Friedmann, E. Kurtas, and S. McLaughlin, “Low density parity check codes for magnetic recording,” in Proc. 37th Allerton Conf. Commun., Control, and Computing, 1999.

[5] H. Song, R. M. Todd, and J. R. Cruz, “Applications of low-density parity-check codes to magnetic recording channels,” IEEE J. Select. Areas Commun., vol. 19, pp. 918–923, May 2001.

[6] M. C. Davey and D. J. C. MacKay, “Low density parity check codes over $GF(q)$,” IEEE Commun. Lett., vol. 2, pp. 165–167, June 1998.

[7] , “Low density parity check codes over $GF(q)$,” in Proc. IEEE Inform. Theory Workshop, June 1998, pp. 70–71.

[8] M. C. Davey, “Error-correction using low-density parity-check codes,” Ph.D. dissertation, Univ. Cambridge, Cambridge, U.K., Dec. 1999.

[9] R. M. Todd and J. R. Cruz, “Designing good LDPC codes for partial response channels,” unpublished preprint.