

CASCADED MULTI LEVEL INVERTER BASED STATCOM USING FUZZY LOGIC CONTROLLER FOR HIGH-POWER APPLICATIONS

THARAKESH.S

PG scholar,
MJR COLLEGE OF ENGINEERING &
TECHNOLOGY, Piler, Chittoor (dist)
JNTUA, Anantapur, Andhra Pradesh

RAJAN.LB

Phd, Associate Professor,
MJR COLLEGE OF ENGINEERING &
TECHNOLOGY, Piler, Chittoor (dist)
JNTUA, Anantapur, Andhra Pradesh

ABSTRACT—In this paper, a simple static var compensating scheme using a cascaded multilevel inverter-based STATCOM is proposed. The topology consists of two standard inverters are connected in cascade through open-end windings of a three-phase transformer. The dc-link voltages of the inverters are regulated at different levels to obtain multilevel operation. A fuzzy logic control scheme is proposed for the controlling operation of statcom. This simulation study is carried out in MATLAB/SIMULINK to predict the performance of the proposed scheme under balanced and unbalanced supply-voltage conditions. A laboratory prototype is developed to validate the simulation results. The control scheme is implemented using the TMS320F28335 digital signal processor. Further, stability behavior of the topology is investigated. The dynamic model is developed and transfer functions are derived. The system behavior is analyzed for various operating conditions.

Index Terms—DC-link voltage balance, multilevel inverter, power quality (PQ), static compensator (STATCOM)..

I. INTRODUCTION

Static VAR compensators control only one of the three important parameters (Voltage, impedance, phase angle) determining the power flow in the AC power systems viz. the amplitude of voltage at selected terminals of the transmission line. It has long been realized that an all solid-state or advanced, static VAR compensator, which is true equivalent of ideal synchronous condenser, is technically feasible with the use of gate turn-off (GTO) thyristors.

The application of (FACTS) controllers, such flexible ac transmission systems as static compensator (STATCOM) and static synchronous series compensator (SSSC), is increasing in power systems. This is due to their ability to stabilize the transmission systems and to improve power quality (PQ) in distribution systems. STATCOM is popularly accepted as a reliable reactive power controller replacing conventional var compensators, such as the thyristor-switched capacitor (TSC) and thyristor-

controlled reactor (TCR). This device provides reactive power compensation, active power oscillation damping, flicker attenuation, voltage regulation, etc.

Generally, in high-power applications, var compensation is achieved using multilevel inverters [2]. These inverters consist of a large number of dc sources which are usually realized by capacitors. Hence, the converters draw a small amount of active power to maintain dc voltage of capacitors and to compensate the losses in the converter. However, due to mismatch in conduction and switching losses of the switching devices, the capacitors voltages are unbalanced. Balancing these voltages is a major research challenge in multilevel inverters. Various control schemes using different topologies are reported in [3]–[7]. Among the three conventional multilevel inverter topologies, cascade H-bridge is the most popular for static var compensation [5], [6]. However, the aforementioned topology requires a large number of dc capacitors. The control of individual dc-link voltage of the capacitors is difficult.

Static var compensation by cascading conventional multilevel/two level inverters is an attractive solution for high-power applications. The topology consists of standard multilevel/three level inverters connected in cascade through open-end windings of a three-phase transformer. Such topologies are popular in high-power drives [8]. One of the advantages of this topology is that by maintaining asymmetric voltages at the dc links of the inverters, the number of levels in the output voltage waveform can be increased. This improves PQ [8]. Therefore, overall control is simple compared to conventional multilevel inverters.

Various var compensation schemes based on this topology are reported in [10]–[12]. In [10], a three-level inverter and two-level inverter are connected on either side of the transformer low-voltage winding. The dc-link voltages are maintained by separate converters. In [11], three-level operation is obtained by using standard two-level inverters. The dc-link

voltage balance between the inverters is affected by the reactive power supplied to the grid.

In this paper, a static var compensation scheme is proposed for a cascaded two-level inverter-based multilevel inverter. The topology uses standard two-level inverters to achieve multilevel operation. The dc-link voltages of the inverters are regulated at asymmetrical levels to obtain four-level operation. To verify the efficacy of the proposed control strategy, the simulation study is carried out for balanced and unbalanced supply-voltage conditions. A laboratory prototype is also developed to validate the simulation results.

From the detailed simulation and experimentation by the authors, it is found that the dc-link voltages of two inverters collapse for certain operating conditions when there is a sudden change in reference current. In order to investigate the behavior of the converter, the complete dynamic model of the system is developed from the equivalent circuit. The model is linearized and transfer functions are derived. Using the transfer functions, system behavior is analyzed for different operating conditions.

This paper is organized as follows: The proposed control scheme is presented in Section II. Stability analysis of the converter is discussed in Section III. Simulation and experimental results are presented in Sections IV and V, respectively.

II. CASCADED MULTI-LEVEL INVERTER-BASED STATCOM

Fig. 1 shows the power system model considered in this paper [13]. Fig. 2 shows the circuit topology of the cascaded two-level inverter-based multilevel STATCOM using standard two-level inverters. The inverters are connected on the low-voltage (LV) side of the transformer and the high-voltage (HV) side is connected to the grid. The dc-link voltages of the inverters are maintained constant and modulation indices are controlled to achieve the required objective. The proposed control scheme is derived from the ac side of the equivalent circuit which is shown in Fig. 3. In the figure, v'_a, v'_b and v'_c are the source voltages referred to LV side of the transformer, r_a, r_b and r_c are the resistances which represent the losses in the transformer and three inverters, L_a, L_b and L_c are leakage inductances of transformer windings, and $e_{a1}, e_{b1}, e_{c1}, e_{a2}, e_{b2}, e_{c2}$ and e_{a3}, e_{b3}, e_{c3} are the output voltages of inverters 1, 2 and 3, respectively. r_1, r_2, r_3 are the leakage resistances of dc-link capacitors C_1, C_2 and C_3 , respectively. Assuming $r_a = r_b = r_c = r, L_a = L_b = L_c = L$ and applying KVL on the ac side, the dynamic model can be derived using [14] as

$$\begin{bmatrix} \frac{di'_a}{dt} \\ \frac{di'_b}{dt} \\ \frac{di'_c}{dt} \end{bmatrix} = \begin{bmatrix} \frac{-r}{L} & 0 & 0 \\ 0 & \frac{-r}{L} & 0 \\ 0 & 0 & \frac{-r}{L} \end{bmatrix} \begin{bmatrix} i'_a \\ i'_b \\ i'_c \end{bmatrix} + \frac{1}{L} \begin{bmatrix} v'_a - (e_{a1} - e_{a2}) \\ v'_b - (e_{b1} - e_{b2}) \\ v'_c - (e_{c1} - e_{c2}) \end{bmatrix} \quad (1)$$

Equation (1) represents the mathematical model of the cascaded two-level inverter-based multilevel STATCOM in the stationary reference frame. This model is transformed to the synchronously rotating reference frame [14]. The $-$ axes reference voltage components of the converter and are controlled as

$$e_d^* = -x_1 + \omega L i'_q + v'_d \quad (2)$$

$$e_q^* = -x_2 + \omega L i'_d + v'_q \quad (3)$$

Where v'_d is the d-axis voltage component of the ac source and i'_d, i'_q are d, q- axes current components of the cascaded inverter, respectively. The synchronously rotating frame is aligned with source voltage vector so that the q-component of the source voltage v'_q is made zero. The control parameters and are controlled as follows:

$$x_1 = \left(k_{p1} + \frac{k_{i1}}{s} \right) (i_d^* - i'_d) \quad (4)$$

$$x_2 = \left(k_{p2} + \frac{k_{i2}}{s} \right) (i_q^* - i'_q) \quad (5)$$

The d-axis reference current i'_d is obtained as

$$i_d^* = \left(k_{p3} + \frac{k_{i3}}{s} \right) [(V_{dc1}^* + V_{dc2}^*) - (V_{dc1} + V_{dc2})] \quad (6)$$

where $v_{dc1}^*, v_{dc2}^*, v_{dc3}^*$ and $V_{dc1}, V_{dc2}, V_{dc3}$ are the reference and actual dc-link voltages of inverters 1 and 2, respectively. The q-axis reference current i_q^* is obtained either from an outer voltage regulation loop when the converter is used in transmission-line voltage support [5] or from the load in case of load compensation [16].




Fig. 1. Power system and the STATCOM model.

A .Control strategy

The control block diagram is shown in Fig. 4. The unit signals $\cos \omega t$ and $\sin \omega t$ are generated from the phase-locked loop (PLL) using three-phase supply voltages [14]. The converter currents are transformed to the synchronous rotating reference frame using the unit signals. The switching frequency ripple in the converter current components is eliminated using a low-pass filter (LPF). From $(V_{dc1}^* + V_{dc2}^*)$ and i_q^* loops, the controller generates d-q axes reference voltages, e_d^* and e_q^* for the cascaded inverter. With these reference voltages, the inverter supplies the desired reactive current and draws required active




Fig. 2. Cascaded two-level inverter-based multilevel STATCOM.




Fig. 3. Equivalent circuit of the cascaded two-level inverter-based multilevel STATCOM

current to regulate total dc-link voltage $(V_{dc1}^* + V_{dc2}^*)$. However, this will not ensure that individual dc-link voltages are controlled at their respective reference values. Hence, additional control is required to regulate individual dc-link voltages of the inverters.

B . DC link balance controller:

The resulting voltage of the cascaded converter can be given as $e_1 \angle \delta$, where $e_1 = \sqrt{e_d^2 + e_q^2}$ and $\delta = \tan^{-1} \left(\frac{e_q}{e_d} \right)$. The active power transfer between the




Fig. 4. Control block diagram

source and inverter depends on δ and is usually small in the inverters supplying var to the grid [1]. Hence, δ can be assumed to be proportional to e_q . Therefore, the q-axis reference voltage component of inverter-2 e_{q2}^* is derived from the fuzzy logic controller to control the dc-link voltage of inverter-2

The fuzzy logic toolbox is highly impressive in all respects. It makes fuzzy logic an effective tool for the conception and design of intelligent systems. The fuzzy logic toolbox is easy to master and convenient to use. And last, but not least important, it provides a reader friendly and up-to-date introduction to methodology of fuzzy logic and its wide ranging applications.

Fuzzy inference is a method that interprets the values in the input vector and, based on user defined rules, assigns values to the output vector. Using the GUI editors and viewers in the Fuzzy Logic Toolbox, you can build the rules set, define the membership functions, and analyze the behavior of a fuzzy inference system (FIS). The following editors and viewers are provided.




Fig.4(a).fuzzy inference system

The q-axis reference voltage component of inverter-1 e_{q1}^* is obtained as

$$e_{q1}^* = e_q^* - e_{q2}^* \quad (7)$$

The dc-link voltage of inverter-2 is controlled at 0.366 times the dc-link voltage of inverter-1 [9]. It results in four-level operation in the output voltage and improves the harmonic spectrum. Expressing dc-link voltages of inverter-1 and inverter-2 in terms of total dc-link voltage, V_{dc} as

$$V_{dc1} = 0.732V_{dc} \quad (8)$$

$$V_{dc2} = 0.268V_{dc} \quad (9)$$

Since the dc-link voltages of the two inverters are regulated, the reference d-axis voltage component e_{d1}^* is divided in between the two inverters in proportion to their respective dc-link voltage as

$$e_{d1}^* = 0.732e_d^* \quad (10)$$

$$e_{d2}^* = 0.268e_d^* \quad (11)$$

For a given power, if $V_{dc2} < V_{dc2}^*$, $\delta_2 \left(\tan^{-1} \left(\frac{e_{q2}^*}{e_{d2}^*} \right) \right)$ increases and $\delta_1 (= \tan^{-1} \left(\frac{e_{q1}^*}{e_{d1}^*} \right))$ decreases. Therefore, power transfer to inverter-2 increases, while it decreases for inverter-1. The power transfer to inverter-2 is directly controlled, while for inverter-1, it is controlled indirectly. Therefore, during disturbances, the dc-link voltage of inverter-2 is restored to its reference quickly compared to that of inverter-1. Using e_{d1}^* and e_{q1}^* , the reference voltages are generated in stationary reference frame for inverter-1 and using e_{d2}^* and e_{q2}^* for inverter-2. The reference voltages generated for inverter-2 are in phase opposition to

that of inverter-1. From the reference voltages, gate signals are generated using the sinusoidal pulse-width modulation (PWM) technique [15]. Since the two inverters' reference voltages are in phase opposition, the predominant harmonic appears at double the switching frequency.

C.unbalanced conditions:

Network voltages are unbalanced due to asymmetric faults or unbalanced loads [16]. As a result, negative-sequence voltage appears in the supply voltage. This causes a double supply frequency component in the dc-link voltage of the inverter. This double frequency component injects the third harmonic component in the ac side [17]. Moreover, due to negative-sequence voltage, large negative-sequence current flows through the inverter which may cause the STATCOM to trip [16]. Therefore, during unbalance, the inverter voltages are controlled in such a way that either negative-sequence current flowing into the inverter is eliminated or reduces the unbalance in the grid voltage. In the latter case, STATCOM needs to supply large currents since the interfacing impedance is small. This may lead to tripping of the converter.

The negative-sequence reference voltage components of the inverter e_{dn}^* and e_{qn}^* are controlled similar to positive-sequence components in the negative synchronous rotating frame as [18]

$$e_{dn}^* = -x_3 + (-\omega L)i'_{qn} + v'_{dn} \quad (12)$$

$$e_{qn}^* = -x_4 - (-\omega L)i'_{dn} + v'_{qn} \quad (13)$$

Where v'_{dn} , v'_{qn} are - axes negative-sequence voltage components of the supply i'_{dn} and i'_{qn} are d-q axes negative-sequence current components of the inverter, respectively. The control parameters are controlled as follows:

$$x_3 = \left(k_{p5} + \frac{k_{i5}}{s} \right) (i_{dn}^* - i'_{dn}) \quad (14)$$

$$x_4 = \left(k_{p6} + \frac{k_{i6}}{s} \right) (i_{qn}^* - i'_{qn}) \quad (15)$$

The reference values for negative-sequence current components i_{dn}^* and i_{qn}^* are set at zero to block negative-sequence current from flowing through the inverter.

III. STABILITY ANALYSIS

Considering the dc side of the two inverters in Fig. 3, the complete dynamics of the system are derived in the

Appendix.

The transfer function $\frac{\Delta \widehat{V}_{dc1}(s)}{\Delta \widehat{\delta}_1(s)}$ is as follows:

$$\frac{\Delta \widehat{V}_{dc1}(s)}{\Delta \widehat{\delta}_1(s)} = \frac{\text{num}_1(s)}{\text{den}(s)} \quad (16)$$

and the transfer function $\frac{\Delta \widehat{V}_{dc2}(s)}{\Delta \widehat{\delta}_1(s)}$ is

$$\frac{\Delta \widehat{V}_{dc2}(s)}{\Delta \widehat{\delta}_2(s)} = \frac{\text{num}_2(s)}{\text{den}(s)} \quad (17)$$

Where $\text{num}_1(s)$, $\text{den}(s)$ and $\text{num}_2(s)$ are given in the Appendix.

From the transfer functions (16) and (17), it can be observed that the denominator is a function of resistances, reactances and modulation indices and $\sin 2(\delta_{10} - \delta_{20})$. Although the denominator includes an operating condition term $(\delta_{10} - \delta_{20})$, the product $\sin 2(\delta_{10} - \delta_{20})$ is always positive. Hence, the poles of transfer function always lie on the left half of the s-plane. However, numerators of the transfer functions are functions of the operating conditions of i'_{q0} , δ_{10} and δ_{20} . The positions of zeros primarily depend on i'_{q0} , δ_1 and δ_2 . The sign of these variables changes according to the mode of operation. Therefore, zeros of the transfer functions shift to the right half of the s-plane for certain operating conditions. This system is said to be non minimum phase and there is a limit on *achievable dynamic response* [19]. The system may exhibit oscillatory instability when there is a step change in reference for high controller gains. Therefore, the controller gains should be designed suitably to avoid the instability. This behavior is similar to that of the two-level inverter-based STATCOM [20], [21].

The transfer function $\frac{\Delta \widehat{V}_{dc1}(s)}{\Delta \widehat{\delta}_1(s)}$ for $i'_{q0} = 1.02$ p.u., (capacitive mode) is given in (19), shown at the bottom of the page. From (19), it can be observed that all poles as well as all zeros lie on the left half of the s-plane for this operating condition. Fig. 5 shows the frequency response of the transfer function $\frac{\Delta \widehat{V}_{dc1}(s)}{\Delta \widehat{\delta}_1(s)}$ for the same operating condition. From the figure, it can be observed that the system has sufficient gain and phase margins for this operating condition. Fig. 6 shows an enlarged root locus of the

transfer function $\frac{\Delta \widehat{V}_{dc1}(s)}{\Delta \widehat{\delta}_1(s)}$ when STATCOM is in inductive mode of operation. The reactive component i'_{q0} is set at 0.75 p.u. and proportional gain is varied from 0 to 10. It can be seen that all poles lie on the left half of the s-plane for this case as well. However, one zero shift to the right half and three zeros lie on the left half of the s-plane. Moreover, it can be seen that closed-loop poles of the system shift to the right half of the s-plane for high controller gains.

IV. SIMULATION RESULTS

The system configuration shown in Fig. 1 is considered for simulation. The simulation study is carried out using MATLAB/ SIMULINK. The system parameters are given in Table I.




Fig.5. Frequency response $\frac{\Delta \widehat{V}_{dc1}(s)}{\Delta \widehat{\delta}_1(s)}$ at $i'_{q0} = 1.02$ p.u., $\delta_1 = -0.9^\circ$, $\delta_2 = 178.9^\circ$, $R_1 = 80$ p.u., $R_2 = 60$ p.u.




Fig.6. Frequency response $\frac{\Delta \widehat{V}_{dc1}(s)}{\Delta \widehat{\delta}_1(s)}$ at $i'_{q0} = -0.75$ p.u., $\delta_1 = 0.57^\circ$, $\delta_2 = -179.6^\circ$, $R_1 = 80$ p.u., $R_2 = 60$ p.u.

$$\frac{(s + 17.7)(s + 35.1 + j2170.6)(s + 35.1 - j2170.6)}{(s + 15.4)(s + 32.4 + j2786.6)(s + 24.2 - j2786.6)}$$

(18)

**TABLE-I
SIMULATION SYSTEM PARAMETERS**

Rated Power	5MVA
Transformer voltage rating	11kv/400
AC supply frequency, f	50Hz
Inverter-1 dc link voltage, V_{dc1}	659v
Inverter-1 dc link voltage, V_{dc2}	241v
Transformer leakage reactance, X_l	15%
Transformer resistance, R	3%
DC link capacitances, C_1, C_2	50mF
Switching frequency	1200Hz

A. Reactive Power Control

In this case, reactive power is directly injected into the grid by setting the reference reactive current i_q^* component at a particular value. Initially, i_q^* is set at 0.5 p.u. At $t=2.0$ s, i_q^* is changed to 0.5 p.u. Fig. 7(a) shows the source voltage and converter current of the phase. Fig. 7(b) shows the dc-link voltages of





Fig. 7. Reactive power control. (a) Source voltage and inverter current. (b) DC-link voltages of two inverters.

two inverters. From the figure, it can be seen that the dc-link voltages of the inverters are regulated at their respective reference values when the STATCOM mode is changed from capacitive to inductive. Moreover, the dc-link voltage of inverter 2 attains its


reference value faster compared to that of inverter 1 as discussed in Section II.



(a)

B. Load Compensation:

In this case, the STATCOM compensates the reactive power of the load. Initially, STATCOM is supplying a current of 0.5 p.u. At $t=2.0$ s, the load current is increased so that STATCOM supplies its rated current of 1 p.u. Fig. 8(a) shows source voltage and converter current, while Fig. 8(b) shows the dc-link voltages of two inverters. The dc-link voltages are maintained at their respective reference values when the operating conditions are changed.



(b)

Fig. 8. Load compensation. (a) Source voltage and inverter current. (b) DC-link voltages of two inverters.

C. Operation during fault condition:




Fig. 9. Operation During Fault. (A) Grid Voltages On The Lv Side Of The Transformer. (B) D-Axis Negative-Sequence Current Component i'_{dn} . (C) Q Axis Negative-Sequence Current Component i'_{qn} .

In this case, a single-phase-to-ground fault is created at $t=1.2$ s, on the phase of the HV side of the 33/11-kV transformer. The fault is cleared after 200 ms. Fig. 9(a) shows voltages across the LV side of the 33/11-kV transformer. Fig. 9(b) and (c) shows the d-q axes components of negative-sequence current of the converter. These currents are regulated at zero during the fault condition.

VI. CONCLUSION

DC-link voltage balance is one of the major issues in cascaded inverter-based STATCOMs. In this paper, a simple var compensating scheme is proposed for a cascaded two-level inverter-based multilevel inverter. The scheme ensures regulation of dc-link voltages of inverters at asymmetrical levels and reactive power compensation. The performance of the scheme is validated by simulation and experimentations under balanced and unbalanced voltage conditions. Further, the cause for instability when there is a change in reference current is investigated. The dynamic model is developed and transfer functions are derived. System behavior is analyzed for various operating conditions. From the analysis, it is inferred that the system is a non minimum phase type, that is, poles of the transfer function always lie on the left half of the s-plane. However, zeros shift to the right half of the s-plane for certain operating conditions. For such a system, oscillatory instability for high controller gains exists.

REFERENCES

[1] N. G. Hingorani and L. Gyugyi, *Understanding FACTS*. Delhi, India: IEEE, 2001, Standard publishers distributors.

[2] B. Singh, R. Saha, A. Chandra, and K. Al-Haddad, "Static synchronous compensators (STATCOM): A review," *IET Power Electron.*, vol. 2, no. 4, pp. 297–324, 2009.

[3] H. Akagi, H. Fujita, S. Yonetani, and Y. Kondo, "A 6.6-kV transformerless STATCOM based on a five-level diode-clamped PWM converter: System design and experimentation of a 200-V 10-kVA laboratory model," *IEEE Trans. Ind. Appl.*, vol. 44, no. 2, pp. 672–680, Mar./Apr. 2008.

[4] A. Shukla, A. Ghosh, and A. Joshi, "Hysteresis current control operation of flying capacitor multilevel inverter and its application in shunt

compensation of distribution systems," *IEEE Trans. Power Del.*, vol. 22, no. 1, pp. 396–405, Jan. 2007.

[5] H. Akagi, S. Inoue, and T. Yoshii, "Control and performance of a transformerless cascaded PWM STATCOM with star configuration," *IEEE Trans. Ind. Appl.*, vol. 43, no. 4, pp. 1041–1049, Jul./Aug. 2007.

[6] Y. Liu, A. Q. Huang, W. Song, S. Bhattacharya, and G. Tan, "Smallsignal model-based control strategy for balancing individual dc capacitor voltages in cascade multilevel inverter-based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2259–2269, Jun. 2009.

[7] H. P. Mohammadi and M. T. Bina, "A transformerless medium-voltage STATCOM topology based on extended modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 26, no. 5, pp. 1534–1545, May 2011.

[8] X. Kou, K. A. Corzine, and M. W. Wielebski, "Overdistortion operation of cascaded multilevel inverters," *IEEE Trans. Ind. Appl.*, vol. 42, no. 3, pp. 817–824, May/June 2006.

[9] K. K. Mohaptra, K. Gopakumar, and V. T. Somasekhar, "A harmonic elimination and suppression scheme for an open-end winding induction motor drive," *IEEE Trans. Ind. Electron.*, vol. 50, no. 6, pp. 1187–1198, Dec. 2003.

[10] Y. Kawabata, N. Yahata, M. Horii, E. Egiogu, and T. Kawabata, "SVG using open winding transformer and two inverters," in *Proc., 35th Annual IEEE Power Electron. Specialists Conf.*, 2004, pp. 3039–3044.

[11] S. Ponnaluri, J. K. Steinke, P. Steimer, S. Reichert, and B. Buchmann, "Design comparison and control of medium voltage STATCOM with novel twin converter topology," in *Proc., 35th Annu. IEEE Power Electron. Specialists Conf.*, 2004, pp. 2546–2550.

[12] N. N. V. SurendraBabu, D. Apparao, and B. G. Fernandes, "Asymmetrical dc link voltage balance of a cascaded two level inverter based STATCOM," in *Proc., IEEE TENCON*, 2010, pp. 483–488.

[13] *IEEE Criteria for Class IE Electric Systems*, IEEE Standard 141-1993.

[14] C. Schauder and H. Mehta, "Vector analysis and control of advanced static VAR compensators," in



Proc. Inst. Elect. Eng. C., Jul. 1993, vol. 140, no. 4, pp. 299–305.

[15] D. G. Holmes and T. A. Lipo, “IEEE series on power engineering,” in *Pulse Width Modulation for Power Converters: Principles and Practice*. Piscataway, NJ, USA: IEEE, 2003.

[16] B. Blazic and I. Papic, “Improved D-statcom control for operation with unbalanced currents and voltages,” *IEEE Trans. Power Del.*, vol. 21, no. 1, pp. 225–233, Jan. 2006.

[17] A. Leon, J. M. Mauricio, J. A. Solsona, and A. Gomez-Exposito, “Software sensor-based STATCOM control under unbalanced conditions,” *IEEE Trans. Power Del.*, vol. 24, no. 3, pp. 1623–1632, Jul. 2009.

[18] Y. Suh, Y. Go, and D. Rho, “A comparative study on control algorithm for active front-end rectifier of large motor drives under unbalanced input,” *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 825–835, May/Jun. 2011.

[19] K. Ogata, *Modern Control Engineering*, 4th ed. Delhi, India: Pearson, 2004.

[20] K. R. Padiyar and A. M. Kulkarni, “Design of reactive current and voltage controller of static condenser,” *Elect. Power Energy Syst.*, vol. 19, no. 6, pp. 397–410, 1997.

[21] A. K. Jain, A. Behal, X. T. Zhang, D. M. Dawson, and N. Mohan, “Nonlinear controllers for fast voltage regulation using STATCOMs,” *IEEE Trans. Power Del.*, vol. 21, no. 2, pp. 726–735, Apr. 2006.

Phone no : 9493373896

B.RAJANI



B.Rajani received B.Tech degree in Electrical & Electronics Engineering from S.I.S.T.A.M college of Engineering, Srikakulam 2002 and M.E degree in Power Systems and Automation from Andhra university, Visakhapatnam in the year 2008. she presently is working towards her Ph.D degree in S.V. University, Tirupathi. Her areas of interest are in power systems operation & control and power quality improvement.

E-mail id: **see pana_2003@yahoo.co.in**

Phone no : 8019424826

SALAGUNDLA THARAKESH



Completed B.Tech in Electrical & Electronics Engineering in 2013 from RGM College of Engineering & Technology, Nandyal Affiliated to JNTUA, Anantapur and M.Tech in Electrical Power Systems in 2015 (pursuing) from MJR College of Engineering & Technology, Piler in Chittoor (dist) Affiliated to JNTUA, Anantapur, India. Area of interest includes Electrical Power Systems.