

# LOW POWER DESIGN OF RECONFIGURABLE FIR FILTER USING LMS ALGORITHM

SRAVANI. B<sup>(1)</sup>, B. RAJA RAMESH<sup>(2)</sup>

M.TECH,SCHOLAR VLSI, ADAM'S ENGINEERING COLLEGE<sup>(1)</sup>

B.RAJA RAMESH ,ADAM'S ENGINEERING COLLEGE<sup>(2)</sup>

**Abstract**— In this paper, we show an effective design for the implementation of a delayed least mean square adaptive filter and low power reconfigurable finite impulse response filter for achieving lower adaptation-delay and area-delay-power efficient implementation. we use a novel partial product generator and propose a strategy for optimized balanced pipelining across the time-consuming combinational blocks of the structure. From synthesis results, we find that the proposed design offers nearly 17% less area-delay product (ADP) and nearly 14% less energy-delay product (EDP) than the best of the existing systolic structures, on average, for filter lengths  $N = 8, 16$ , and  $32$ . We propose an efficient fixed-point implementation scheme of the proposed architecture, and derive the expression for steady-state error. We show that the steady-state mean squared error obtained from the analytical result matches with the simulation result. Moreover, we have proposed a bit-level pruning of the proposed architecture, which provides nearly 8% saving in ADP and 18% saving in EDP .

## Index Terms—

Adaptive filters, Reconfigurable filter, circuit optimization, fixed-point arithmetic, least mean square (LMS) algorithms.

## 1.INTRODUCTION

Filters of some sort are essential to the operation of most electronic circuits. It is

A lot of work has been done to implement the DLMS algorithm in systolic

therefore in the interest of anyone involved in electronic circuit design to have the ability to develop filter circuits capable of meeting a given set of specifications. In circuit theory, a filter is an electrical network that alters the amplitude and/or phase characteristics of a signal with respect to frequency. Ideally, a filter will not add new frequencies to the input signal, nor will it change the component frequencies of that signal, but it will change the relative amplitudes of the various frequency components and/or their phase relationships. Filters are often used in electronic systems to emphasize signals in certain frequency ranges and reject signals in other frequency ranges. Such a filter has a gain which is dependent on signal frequency.

The Least Mean Square (LMS) adaptive filter is the most popular and most widely used adaptive filter, not only because of its simplicity but also because of its satisfactory convergence performance. The direct-form LMS adaptive filter involves a long critical path due to an inner-product computation to obtain the filter output. The critical path is required to be reduced by pipelined implementation when it exceeds the desired sample period. Since the conventional LMS algorithm does not support pipelined implementation because of its recursive behavior, it is modified to a form called the delayed LMS (DLMS) algorithm, which allows pipelined implementation of the filter.

architectures to increase the maximum usable frequency, but, they involve an adaptation delay

## 2. ADAPTATION ALGORITHM

of  $\sim N$  cycles for filter length  $N$ , which is quite high for large order filters. Since the convergence performance degrades considerably for a large adaptation delay, Visvanathan et al. have proposed a modified systolic architecture to reduce the adaptation delay. A transpose-form LMS adaptive filter is suggested in, where the filter output at any instant depends on the delayed versions of weights and the number of delays in weights varies from 1 to  $N$ .

The existing work on the DLMS adaptive filter does not discuss the fixed-point implementation issues, e.g., location of radix point, choice of word length, and quantization at various stages of computation, although they directly affect the convergence performance, particularly due to the recursive behavior of the LMS algorithm. Besides, we present here the optimization of our previously reported design to reduce the number of pipeline delays along with the area, sampling period, and energy consumption. The proposed design is found to be more efficient in terms of the power-delay product (PDP) and energy-delay product (EDP) compared to the existing structures.

when the filter order is fixed and not changed for particular applications and efficient trade-off between power savings and filter performance can be implemented using the low power reconfigurable finite impulse response filter. Generally, FIR filter has large amplitude variations in input data and coefficients. Considering the amplitude of both the filter coefficients and inputs, proposed FIR filter dynamically changes the filter order.

$d_n$  is the desired response,  $y_n$  is the filter output, and  $e_n$  denotes the error computed

In the case of pipelined designs with  $m$  pipeline stages, the error  $e(n)$  becomes available

The basic configuration of an adaptive filter, operating in the discrete time domain  $n$ , is illustrated in Figure 1. In such a scheme, the input signal is denoted by  $x(n)$ , the reference signal  $d(n)$  represents the desired output signal (that usually includes some noise component),  $y(n)$  is the output of the adaptive filter, and the error signal is defined as  $e(n) = d(n) - y(n)$ . The error signal is used by the adaptation algorithm to update the adaptive filter coefficient vector  $w(n)$  according to some performance criterion. Due to its low complexity and proven robustness, Least Mean Square (LMS) algorithm is used here.

LMS algorithm is a noisy approximation of steepest descent algorithm. It is a gradient type algorithm that updates the coefficient vector by taking a step in the direction of the negative gradient of the objective function.

$$w(n+1) = w(k) - \frac{\mu}{2} \frac{\delta J_w}{\delta w(n)}$$

### LMS Algorithm:

For each  $n$

$$w_{n+1} = w_n + \mu \cdot e_n \cdot x_n \quad (1)$$

where,

$$e_n = d_n - y_n \quad y_n = w_n^T \cdot x_n \quad (2)$$

where the input vector  $x_n$ , and the weight vector  $w_n$  at the  $n$ th iteration are, respectively, given by

$$x_n = [x_n, x_{n-1}, \dots, x_{n-N+1}]^T$$
$$w_n = [w_n, w_{n-1}, \dots, w_{n-(N-1)}]^T$$


during the  $n$ th iteration.  $\mu$  is the step-size, and  $N$  is the number of weights used in the LMS adaptive filter.

after  $m$  cycles, where  $m$  is called the “adaptation delay.” The DLMS algorithm therefore uses the delayed error


$e_{n-m}$ , i.e., the error corresponding to  $(n - m)$ th iteration for updating the current weight instead of the recent-most error. The weight-update equation of DLMS adaptive filter is given by

$$W_{n+1} = W_n + \mu \cdot e_{n-m} \cdot x_{n-m} \quad (3)$$

The block diagram of the DLMS adaptive filter is shown in Fig. 1, where the adaptation delay of  $m$  cycles amounts to the delay introduced by the whole of adaptive filter structure consisting of finite impulse response (FIR) filtering and the weight-update process.



**Fig. 1. Structure of the conventional delayed LMS adaptive filter**



.....(6)

**Fig. 2. Structure of the modified delayed LMS adaptive filter**

The adaptation delay of conventional LMS can be decomposed into two parts: one part is the delay introduced by the pipeline stages in FIR filtering, and the other part is due to the delay involved in pipelining the weight update process. Based on such a decomposition of delay, the DLMS adaptive filter can be implemented by a structure shown in Fig. 2. Assuming that the latency of computation of error is  $n_1$  cycles, the error computed by the structure at the  $n$ th cycle is  $e_{n-n_1}$ , which is used with the input samples delayed by  $n_1$  cycles to generate the weight-increment term. The weight update equation of the modified DLMS algorithm is given by

$$W_{n+1} = W_n + \mu \cdot e_{n-n_1} \cdot x_{n-n_1} \quad \dots(4)$$


Where,

$$e_{n-n_1} = d_{n-n_1} - y_{n-n_1} \quad \dots\dots\dots(5)$$

$$y_n = W_{n-n_2}^T \cdot x_n$$

### 3. PROPOSED ARCHITECTURE

As shown in Fig. 2, there are two main computing blocks in the adaptive filter Architecture: 1) the error-computation block, and 2) weight-update block. In this Section, we discuss the design strategy of the proposed structure to minimize the adaptation delay in the error-computation block, followed by the weight-update block.



**Fig. 3. Proposed structure of the error-computation block.**

**A. Pipelined Structure of the Error-Computation Block**

The proposed structure for error-computation unit of an  $N$ -tap DLMS adaptive filter is shown in Fig. 3. It consists of  $N$  number of 2-b partial product generators (PPG) corresponding to  $N$  multipliers and a cluster of  $L/2$  binary adder trees, followed by a single shift-add tree. Each sub-block is described in detail.

**1) Structure of PPG:**

The structure of each PPG consists of  $L/2$  number of 2-to-3 decoders and the same number of AND/OR cells (AOC).<sup>1</sup> Each of the 2-to-3 decoders takes a 2-b digit  $(u_0, u_1)$  as input and produces three outputs  $b_0 = u_0 \cdot \bar{u}_1$ ,  $b_1 = \bar{u}_0 \cdot u_1$ , and  $b_2 = u_0 \cdot u_1$  such that  $b_0 = 1$  for  $(u_1, u_0) = 1$ ,  $b_1 = 1$  for  $(u_1, u_0) = 2$ , and  $b_2 = 1$  for  $(u_1, u_0) = 3$ . The decoder output  $b_0$ ,  $b_1$  and  $b_2$  along with  $w$ ,  $2w$ , and  $3w$  are fed to an AOC, where  $w$ ,  $2w$ , and  $3w$  are in 2's complement representation and sign-extended to have  $(W + 2)$  bits each. To

take care of the sign of the input samples while computing the partial product corresponding to the most significant digit (MSD), i.e.,  $(u_{L-1}, u_{L-2})$  of the input sample, the AOC  $(L/2 - 1)$  is fed with  $w$ ,  $-2w$ , and  $-w$  as input since  $(u_{L-1}, u_{L-2})$  can have four possible values 0, 1, -2, and -1.

**2) Structure of AOCs:**

The structure and function of an AOC are each AOC consists of three AND cells and two OR cells. Each AND cell takes an  $n$ -bit input  $D$  and a single bit input  $b$ , and consists of  $n$  AND gates. It distributes all the  $n$  bits of input  $D$  to its  $n$  AND gates as one of the inputs. The other inputs of all the  $n$  AND gates are fed with the single-bit input  $b$ . Each OR cell similarly takes a pair of  $n$ -bit input words and has  $n$  OR gates. A pair of bits in the same bit position in  $B$  and  $D$  is fed to the same OR gate.

**3) Structure of Adder Tree:** Conventionally, we should have performed the shift-add operation on the partial products of each PPG separately to obtain the product value and then added all the  $N$

product values to compute the desired inner product. However, the shift-add operation to obtain the product value increases the word length, and consequently increases the adder size of  $N - 1$  additions of the product values. To

avoid such increase in word size of the adders, we add all the  $N$  partial products of the same place value from all the  $N$  PPGs by one adder tree.




Fig. 4. Proposed structure of the weight-update block.

### B. Pipelined Structure of the Weight-Update Block

The proposed structure for the weight-update block is shown in Fig. 4. It performs  $N$  multiply-accumulate operations of the form  $(\mu \times e) \times x_i + w_i$  to update  $N$  filter weights. The step size  $\mu$  is taken as a negative power of 2 to realize the multiplication with recently available error only by a shift operation. Each of the MAC units therefore performs the multiplication of the shifted value of error with the delayed input samples  $x_i$  followed by the additions with the corresponding old weight values  $w_i$ . Each of the PPGs generates  $L/2$  partial products corresponding to the product of the recently shifted error value  $\mu \times e$  with  $L/2$ , the number of 2-b digits of the input word  $x_i$ , where the sub expression  $3\mu \times e$  is shared within the multiplier.

Since the scaled error ( $\mu \times e$ ) is multiplied with all the  $N$  delayed input values in the weight-update block. This leads to substantial reduction of the adder complexity. The final outputs of MAC units constitute the desired updated weights to be used as inputs to the error-computation block as well as the weight-update block for the next iteration.

### C. Adaptation Delay

As shown in Fig. 2, the adaptation delay is decomposed into  $n_1$  and  $n_2$ . The error-computation block generates the delayed error by  $n_1 - 1$  cycles as shown in Fig. 3, which is fed to the weight-update block shown in Fig. 4 after scaling by  $\mu$ ; then the input is delayed by 1 cycle before the PPG to make the total delay introduced by FIR filtering be  $n_1$ . In Fig. 4, the weight-update block generates  $w_{n-1-n2}$ , and the




weights are delayed by  $n_2 + 1$  cycles. However, it should be noted that the delay by 1 cycle is due to the latch before the PPG, which is included in the delay of the error-computation block, i.e.,  $n_2$ . If the locations of pipeline latches are decided as in Table I,  $n_1$  becomes 5, where three latches are in the error-computation block, one latch is after the subtraction in Fig. 3, and the other latch is before PPG in Fig. 4. Also,  $n_2$  is set to 1 from a latch in the shift-add tree in the weight-update block.

*D. Fixed-Point Implementation*

A bit level pruning of the adder tree is also proposed to reduce the hardware complexity without noticeable degradation of steady state MSE.

**4. EXTENSION**

In this section, we present direct form (DF) architecture of the reconfigurable FIR filter, which is shown in Fig. 5. In order to monitor the amplitudes of input samples and cancel the right multiplication operations, amplitude detector (AD) in Fig.6 is used. When the absolute value of is smaller than the threshold  $xth$ , the output of AD is set to “1”. In the proposed reconfigurable filter, if we turn off the multiplier by considering each of the input amplitude only, then, if the amplitude of input changes for every cycle, the multiplier will be turned on and off continuously, which incurs considerable switching activities Multiplier control signal decision window.



**Fig.5. Proposed Reconfigurable FIR Filter Architecture**

MCS D is used to solve the switching problem. Using  $ctrl$  signal generator inside MCS D. As an input smaller than  $xth$  comes in and AD output is set to “1”, the counter is counting up. When the counter reaches  $m$ , the  $ctrl$  signal in the figure changes to “1”, which indicates that consecutive small inputs are monitored and the multipliers are ready to turn off. One additional  $m$  bit is added and it is controlled by  $ctrl$ . Once signal is set inside

MCS D, the signal does not change outside MCS D and holds the amplitude information of the input. A delay component is added in front of the first tap for the synchronization between  $x^*(n)$  and since one clock latency is needed due to the counter in MCS D. Amplitude of coefficients ahead, extra AD modules for coefficient monitoring are not needed. When the amplitudes of input and coefficient are smaller

than  $x_{th}$  and  $ct_{th}$  respectively, the multiplier is turned off by setting signal to “1”.




Fig 6. Amplitude Detection Logic

### 5.CONCLUSION

Based on the simple circuit technique [11] in Fig. 3, the multiplier can be easily turned off and the output is forced to “0”. As shown in the figure, when the control signal  $ctrl$  is “1”, since PMOS turns off and NMOS turns on, the gate output is forced to “0” regardless of input. When  $xn$  is “0”, the gate operates like standard gate. Only the first gate of the multiplier is modified and once this set to “1”, there is no

switching activity in the following nodes and multiplier output is set to “0”. The area overheads of the proposed reconfigurable filter are flip-flops for signals, AD and  $ctrl$  signal generator inside MCSD and the modified gates is for turning off multipliers. Those overheads can be implemented using simple logic gates, and a single AD is needed for input monitoring.

### 6. SIMULATION RESULTS

Area power delay adaptive filter with low adaptation delay is Verilog coded and simulated on Xilinx to check the desired functionality. The filter specifications are 8 bit data samples, 8 bit filter coefficients. For comparison we have verilog coded the conventional filter structures. Fig. 7 shows the Xilinx snapshots of conventional adaptive filter and fig. 8 shows proposed system. The filter structured in Verilog is synthesized on Xilinx ISE.




Fig 7: Simulation result of conventional adaptive filter




Fig 8: Simulation result of proposed structure

We proposed an area–delay–power efficient low adaptation delay architecture for fixed-point implementation of LMS adaptive filter. We used a novel PPG for efficient implementation of general multiplications and inner-product computation by common sub-expression sharing. Besides, we have proposed an efficient addition scheme for inner-product computation to reduce the adaptation delay significantly in order to achieve faster convergence performance and to reduce the critical path to support high input-sampling rates. Aside from this, we proposed a strategy for optimized balanced pipelining across the time-consuming blocks of the structure to reduce the adaptation delay and power consumption, as well. The proposed structure involved significantly less adaptation delay and provided significant saving of ADP and EDP compared to the existing structures. We proposed a fixed-point implementation of the proposed architecture, and derived the expression for

steady-state error. We found that the steady-state MSE obtained from the analytical result matched well with the simulation result. The delay for conventional system is 19.732 ns and proposed system is 6.473ns.

## REFERENCES

- [1] Benard Widrow ,S.D. Stearns, —Adaptive Signal Processing|| ,2<sup>nd</sup> Edition ,ISBN 978 -81-317-0532-2 ,2009.
- [2] Li Tan , Jean Jiang, —Digital Signal Processing Fundamentals and Application , 2nd Edition ,ISBN 978-0-12-415893-1,2013.
- [3] Antoniou ,A.," Digital Filter",3<sup>rd</sup> Edition, Tata Mc. Graw Publications, 2001
- [4] Parhi K K., "A Systematic Approach For Design Of Digit-Serial Signal Processing Architectures",Circuits and Systems,1991.
- [5] Saeid Mehrkanoon, Mahmoud Moghavvemi , “Real time ocular and facial muscle artifacts removal from EEG Signals using LMS Adaptive Algorithm”, International Conference on Intelligence and Advanced System,2007.IEEE
- [6] NJ Bershad, JCM Bermudez, “An Affine Combination of Two LMS Adaptive Filter Transient Mean-Square Analysis”,Signal Processing, IEEE Transactions, May 2008.
- [7] K. R. Borisagar, G. R. kulkarni “Simulation and Comparative Analysis of LMS and RLS Algorithms Using Real Time Speech Input Signal ”,GJRE, 2010.
- [8] M. D. Meyer and D. P. Agrawal, “A modular pipelined implementation of a delayed LMS transversal adaptive filter,” in *Proc. IEEE Int. Symp. Circuits Syst.*, May 1990, pp. 1943–1946.
- [9] G. Long, F. Ling, and J. G. Proakis, “The LMS algorithm with delayed coefficient adaptation,” *IEEE Trans. Acoust., Speech, Signal Process.*,vol. 37, no. 9, pp. 1397–1405, Sep. 1989.
- [10] G. Long, F. Ling, and J. G. Proakis, “Corrections to ‘The LMS algorithm with

delayed coefficient adaptation’,” *IEEE Trans. Signal Process.*, vol. 40, no. 1, pp. 230–232, Jan. 1992.

[11] H. Herzberg and R. Haimi-Cohen, “A systolic array realization of an LMS adaptive filter and the effects of delayed adaptation,” *IEEE Trans. Signal Process.*, vol. 40, no. 11, pp. 2799–2803, Nov. 1992.

[12] M. D. Meyer and D. P. Agrawal, “A high sampling rate delayed LMS filter architecture,” *IEEE Trans. Circuits Syst. II, Analog Digital Signal Process.*, vol. 40, no. 11, pp. 727–729, Nov. 1993.

[13] S. Ramanathan and V. Visvanathan, “A systolic architecture for LMS adaptive filtering with minimal adaptation delay,” in *Proc. Int. Conf. Very Large Scale Integr. (VLSI) Design*, Jan. 1996, pp. 286–289.

[14] Y. Yi, R. Woods, L.-K. Ting, and C. F. N. Cowan, “High speed FPGA-based implementations of delayed-LMS filters,” *J. Very Large Scale Integr. (VLSI) Signal Process.*, vol. 39, nos. 1–2, pp. 113–131, Jan. 2005.

[15] L. D. Van and W. S. Feng, “An efficient systolic architecture for the DLMS adaptive filter and its applications,” *IEEE Trans. Circuits Syst. II, Analog Digital Signal Process.*, vol. 48, no. 4, pp. 359–366, Apr. 2001.



B.Sravani, B.TECH in ECE Branch at Adam's Engineering College,paloncha, Telangana.

M.TECH,pursuing VLSI at Adam's Engineering College, paloncha, Telangana.





**B Raja Ramesh**, working as Associate Professor in the department of Electronics and Communication Engineering, Adams Engineering College, Paloncha,